DOCSLIB.ORG

Lecture 12 Single Stage FET Amplifiers

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Lecture 12 Single Stage FET Amplifiers Lecture 12 Single Stage FET Amplifiers: Common Gate Amplifier Common Drain Amplifier The Building Blocks of Analog Circuits - II In this lecture you will learn: • Common Gate (CG) and Common Drain (CD) Amplifiers • Small signal models of amplifiers ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Source Amplifier VDD R IOUT + iout VOUT vout D ID + id RS G + + I + i R v G g L VOUT vout s - - S + VBIAS - An attribute of the common source amplifier: The input resistance is very large: Rin Not suitable for current amplifiers or transimpedance amplifiers ECE 315 – Spring 2007 – Farhan Rana – Cornell University 1 The Common Gate Amplifier VDD R Assume an AC short I + i I + i IS + is D d OUT out R S + I + i + G g RL VOUT vout IBIAS + v s - - VBIAS - The gate terminal is “common” between the input and the output The common gate amplifiers are useful when small input resistances and large output resistances are desired in amplifiers (they also have good high frequency performance – but that will come later in the course) But the current gain is unity! Note: The bulk is not tied to the source ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Gate Amplifier: Same Topology, Different Look VDD R IOUT + iout I + i D D d IG + ig G + Assume an S RL VOUT vout IS + is - + AC short V BIAS RS - IBIAS + v s - The gate terminal is “common” between the input and the output The common gate amplifiers are useful when small input resistances and large output resistances are desired in amplifiers But the current gain is unity! Note: The bulk is not tied to the source ECE 315 – Spring 2007 – Farhan Rana – Cornell University 2 Choice of Substrate Potentials D S B D S B N+ P+ NN P+ P P N+ N well P Substrate In order to keep the source and drain PN-junctions with the substrate (or bulk) reverse biased at all times, i) The P-substrate (for NFETs) is generally tied to the most negative voltage in the circuit ii) The N-substrate or N-well (for PFETs) is tied to the most positive voltage in the circuit ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Gate Amplifier: Small Signal Model i ig Gate Drain id out + v gs r g v o + - m gs gmbvbs R vout RL + Source - - vbs RS + vin + v s - - Base Note: vbs v gs ECE 315 – Spring 2007 – Farhan Rana – Cornell University 3 The Common Gate Amplifier: Short Circuit Current Gain ig Gate Drain id + v gs r g v o - m gs gmbvbs R Source - iout vbs + i test Base Short circuit current gain: itest id iout iout Ai 1 Short circuit current gain is unity! itest ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Gate Amplifier: Input Resistance i ig Gate Drain id out + v gs r g v o + - m gs gmbvbs R vout RL Source vs vgs - - vbs i test + + Base vtest - Input resistance: v v gm gmb ro 1 out gs itest id vgs id gm gmb vgs ro R || RL ro v vtest vgs ro R || RL gs R || RL Rin gm gmb vgs id itest itest gm gmb ro 1 ro ro v R can be small if: g g v gs in m mb gs r i o ggrmmbo1 d R || R 1 L ro rRRoL ||1 RR || L gm gmb ro 1 R 1 vgs in Small r R || R ggrmmbo1 gg mmb r o o L ECE 315 – Spring 2007 – Farhan Rana – Cornell University 4 The Common Gate Amplifier: Open Circuit Voltage Gain ig Gate Drain id + v gs r g v o - m gs gmbvbs R + Source - vout vbs - + itest + Base vtest - Open circuit voltage gain: g g r 1 1 v v v i R R m mb o v g g R || r v out gs out d gs m mb o gs id gm gmb vgs ro R ro ro v v 1 vgs R out out g g v i Av gm gmb R || ro m mb gs d vtest vgs ro ro ro gm gmb ro 1 id vgs If: ro R gm gmb ro 1 1 Av gm gmb R || ro ~ gm gmb R || ro Large if R is large ro ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Gate Amplifier: Output Resistance ig Gate Drain id + v gs r g v o itest - m gs gmbvbs R Source - + vs vgs v bs vtest - + RS Base RD Output resistance: vtest v gs v gs id gm gmb v gs ro Rs 1 ro || || Rs gm gmb vgs vtest ro vtest roRs RD ro Rs 1 ro gm gmb id 1 ro || || Rs gm gmb ECE 315 – Spring 2007 – Farhan Rana – Cornell University 5 The Common Gate Amplifier: Output Resistance ig Gate Drain id + v gs r g v o itest - m gs gmbvbs R Source - + v bs vtest - + RS Base RD Output resistance: RD ro Rs roRs gm gmb Rout R || RD Rout depends on Rs R || ro Rs roRs gm gmb Rout can be large if R is large ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Gate Amplifier: Transimpedance Gain ig Gate Drain id + v gs r g v o - m gs gmbvbs R + Source - vout vbs - + itest + Base vtest - Transimpedance gain: itest id vout idR Rm R itest itest Rm can be large if R is large ECE 315 – Spring 2007 – Farhan Rana – Cornell University 6 The Common Gate Amplifier: A Current Buffer ig Gate Drain id + iout v gs r g v o + - m gs gmbvbs R vout RL Source - - vbs + is RS Base Compare with the standard current amplifier model: Rout can be large i i in out R is small + + in i R Ai iin R v R s S Rin out out L A is unity - - i It is a good current buffer!! ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Gate Amplifier: A Transimpedance Amplifier ig Gate Drain id + iout v gs r g v o + - m gs gmbvbs R vout RL Source - - vbs + is RS Base Compare with the standard transimpedance amplifier model: Rout can be large R iin out Rin is small + + + i R R i v R can be large s S Rin - m in out RL m - - It is a decent transimpedance amplifier!! ECE 315 – Spring 2007 – Farhan Rana – Cornell University 7 The Common Drain Amplifier (or the Source Follower) VDD R I + i D D d IG + ig G RS S IOUT + iout + IS + is v s - + + Ro RL VOUT vout - VBIAS - The drain terminal is “common” between the input and the output The common drain amplifiers are useful when large input resistances and small output resistances are desired in voltage amplifiers The voltage gain is less than unity! Note: The bulk is not tied to the source ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Drain Amplifier: Small Signal Model ig Gate Drain id + v gs ro R Rs - gmvgs gmbvbs i + s v s Source - + - v R bs vout R o + L Base - Note: vbs vout ECE 315 – Spring 2007 – Farhan Rana – Cornell University 8 The Common Drain Amplifier: Open Circuit Voltage Gain i Drain i g Gate d vd + v gs ro R - gmvgs gmbvbs + vtest is - Source - + v R bs v o + out Base - Open circuit voltage gain: vtest vgs vout vgs idRo vd vout id gmv gs gmbvout ro vout gmrovgs 1 gmbro vout id i R v Ro ro R g v g v d out m gs mb out r 1 1 g r g r g r o v mb o v m o v v m o out R r R gs r R test out r R gmrov gs 1 gmbro vout o o o o id ro R 1 1 gmbro gmro gmro vout vtest Ro ro R ro R ro R gmroRo v r R A out o 1 v g g r R Less than unity – but can be very vtest 1 m mb o o ro R close to unity ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Drain Amplifier: Input Resistance ig Gate Drain id + itest v gs ro R - gmvgs gmbvbs i + s vtest Source - + v - R bs v R o + out L Base - Input resistance: vtest Rin Large itest ECE 315 – Spring 2007 – Farhan Rana – Cornell University 9 The Common Drain Amplifier: Output Resistance i Drain i g Gate d vd + v gs ro R - gmvgs gmbvbs R i s is test Source - v + R bs v o + test Base - Output resistance: vtest vd vtest itest id id gmv gs gmbvtest Ro ro v g r v 1 g r v id R vtest test m o gs mb o test gmv gs gmbvtest ro Ro ro R gmrov gs 1 gmbro vtest vtest gmro 1 gmbro id vtest ro R Ro ro R 1 itest 1 gm gmb ro 1 Rout can be small if: Rout vtest Ro ro R ro >> R (gm+gmb) ro >>1 and/or if Ro is small ECE 315 – Spring 2007 – Farhan Rana – Cornell University The Common Drain Amplifier: A Voltage Buffer ig Gate Drain id + v gs ro R Rs - gmvgs gmbvbs i + s v s Source - + v - R bs v R o + out L Base - Compare with the standard voltage amplifier model: Rout can be small Rin is large Rout RS A can be almost + + + v v R A v vout R unity + in in - v in L v s - - - It is a good voltage buffer!! ECE 315 – Spring 2007 – Farhan Rana – Cornell University 10 The CS, CG, and CD Topologies The common source (CS) topology: 1) Large input resistance 2) Large output resistance 3) Decent voltage gain 4) A decent voltage amplifier 5) A decent transconductance amplifier The common gate (CG) topology: 1) Can have small input resistance 2) Large output resistance 3) Decent voltage gain 4) Unity current gain 5) A good current buffer 6) A decent voltage amplifier 7) A decent transimpedance amplifier The common drain (CD) topology: 1) Large input resistance 2) Small output resistance 3) Less than unity voltage gain 4) A good voltage buffer ECE 315 – Spring 2007 – Farhan Rana – Cornell University 11.
Load more

Recommended publications
  • Common Drain - Wikipedia, the Free Encyclopedia 10-5-17 下午7:07
    Common drain - Wikipedia, the free encyclopedia 10-5-17 下午7:07 Common drain From Wikipedia, the free encyclopedia In electronics, a common-drain amplifier, also known as a source follower, is one of three basic single- stage field effect transistor (FET) amplifier topologies, typically used as a voltage buffer. In this circuit the gate terminal of the transistor serves as the input, the source is the output, and the drain is common to both (input and output), hence its name. The analogous bipolar junction transistor circuit is the common- collector amplifier. In addition, this circuit is used to transform impedances. For example, the Thévenin resistance of a combination of a voltage follower driven by a voltage source with high Thévenin resistance is reduced to only the output resistance of the voltage follower, a small resistance. That resistance reduction makes the combination a more ideal voltage source. Conversely, a voltage follower inserted between a small load resistance and a driving stage presents an infinite load to the driving stage, an advantage in coupling a voltage signal to a small load. Characteristics At low frequencies, the source follower pictured at right has the following small signal characteristics.[1] Voltage gain: Current gain: Input impedance: Basic N-channel JFET source Output impedance: (the parallel notation indicates the impedance follower circuit (neglecting of components A and B that are connected in parallel) biasing details). The variable gm that is not listed in Figure 1 is the transconductance of the device (usually given in units of siemens). References http://en.wikipedia.org/wiki/Common_drain Page 1 of 2 Common drain - Wikipedia, the free encyclopedia 10-5-17 下午7:07 1.
    [Show full text]
  • I. Common Base / Common Gate Amplifiers
    I. Common Base / Common Gate Amplifiers - Current Buffer A. Introduction • A current buffer takes the input current which may have a relatively small Norton resistance and replicates it at the output port, which has a high output resistance • Input signal is applied to the emitter, output is taken from the collector • Current gain is about unity • Input resistance is low • Output resistance is high. V+ V+ i SUP ISUP iOUT IOUT RL R is S IBIAS IBIAS V− V− (a) (b) B. Biasing = /α ≈ • IBIAS ISUP ISUP EECS 6.012 Spring 1998 Lecture 19 II. Small Signal Two Port Parameters A. Common Base Current Gain Ai • Small-signal circuit; apply test current and measure the short circuit output current ib iout + = β v r gmv oib r − o ve roc it • Analysis -- see Chapter 8, pp. 507-509. • Result: –β ---------------o ≅ Ai = β – 1 1 + o • Intuition: iout = ic = (- ie- ib ) = -it - ib and ib is small EECS 6.012 Spring 1998 Lecture 19 B. Common Base Input Resistance Ri • Apply test current, with load resistor RL present at the output + v r gmv r − o roc RL + vt i − t • See pages 509-510 and note that the transconductance generator dominates which yields 1 Ri = ------ gm µ • A typical transconductance is around 4 mS, with IC = 100 A • Typical input resistance is 250 Ω -- very small, as desired for a current amplifier • Ri can be designed arbitrarily small, at the price of current (power dissipation) EECS 6.012 Spring 1998 Lecture 19 C. Common-Base Output Resistance Ro • Apply test current with source resistance of input current source in place • Note roc as is in parallel with rest of circuit g v m ro + vt it r − oc − v r RS + • Analysis is on pp.
    [Show full text]
  • ECE 255, MOSFET Basic Configurations
    ECE 255, MOSFET Basic Configurations 8 March 2018 In this lecture, we will go back to Section 7.3, and the basic configurations of MOSFET amplifiers will be studied similar to that of BJT. Previously, it has been shown that with the transistor DC biased at the appropriate point (Q point or operating point), linear relations can be derived between the small voltage signal and current signal. We will continue this analysis with MOSFETs, starting with the common-source amplifier. 1 Common-Source (CS) Amplifier The common-source (CS) amplifier for MOSFET is the analogue of the common- emitter amplifier for BJT. Its popularity arises from its high gain, and that by cascading a number of them, larger amplification of the signal can be achieved. 1.1 Chararacteristic Parameters of the CS Amplifier Figure 1(a) shows the small-signal model for the common-source amplifier. Here, RD is considered part of the amplifier and is the resistance that one measures between the drain and the ground. The small-signal model can be replaced by its hybrid-π model as shown in Figure 1(b). Then the current induced in the output port is i = −gmvgs as indicated by the current source. Thus vo = −gmvgsRD (1.1) By inspection, one sees that Rin = 1; vi = vsig; vgs = vi (1.2) Thus the open-circuit voltage gain is vo Avo = = −gmRD (1.3) vi Printed on March 14, 2018 at 10 : 48: W.C. Chew and S.K. Gupta. 1 One can replace a linear circuit driven by a source by its Th´evenin equivalence.
    [Show full text]
  • Lecture 19 Common-Gate Stage
    4/7/2008 Lecture 19 OUTLINE • Common‐gate stage • Source follower • Reading: Chap. 7.3‐7.4 EE105 Spring 2008 Lecture 19, Slide 1Prof. Wu, UC Berkeley Common‐Gate Stage AvmD= gR • Common‐gate stage is similar to common‐base stage: a rise in input causes a rise in output. So the gain is positive. EE105 Spring 2008 Lecture 19, Slide 2Prof. Wu, UC Berkeley EE105 Fall 2007 1 4/7/2008 Signal Levels in CG Stage • In order to maintain M1 in saturation, the signal swing at Vout cannot fall below Vb‐VTH EE105 Spring 2008 Lecture 19, Slide 3Prof. Wu, UC Berkeley I/O Impedances of CG Stage 1 R = in λ =0 RRout= D gm • The input and output impedances of CG stage are similar to those of CB stage. EE105 Spring 2008 Lecture 19, Slide 4Prof. Wu, UC Berkeley EE105 Fall 2007 2 4/7/2008 CG Stage with Source Resistance 1 g vv= m Xin1 + RS gm 1 vv g AgR==out x m vmD1 vvxin + RS gm R gR ==D mD 1 1+ gRmS + RS gm • When a source resistance is present, the voltage gain is equal to that of a CS stage with degeneration, only positive. EE105 Spring 2008 Lecture 19, Slide 5Prof. Wu, UC Berkeley Generalized CG Behavior Rgout= (1++g mrR O) S r O • When a gate resistance is present it does not affect the gain and I/O impedances since there is no potential drop across it (at low frequencies). • The output impedance of a CG stage with source resistance is identical to that of CS stage with degeneration.
    [Show full text]
  • Fundamentals of MOSFET and IGBT Gate Driver Circuits
    Application Report SLUA618A–March 2017–Revised October 2018 Fundamentals of MOSFET and IGBT Gate Driver Circuits Laszlo Balogh ABSTRACT The main purpose of this application report is to demonstrate a systematic approach to design high performance gate drive circuits for high speed switching applications. It is an informative collection of topics offering a “one-stop-shopping” to solve the most common design challenges. Therefore, it should be of interest to power electronics engineers at all levels of experience. The most popular circuit solutions and their performance are analyzed, including the effect of parasitic components, transient and extreme operating conditions. The discussion builds from simple to more complex problems starting with an overview of MOSFET technology and switching operation. Design procedure for ground referenced and high side gate drive circuits, AC coupled and transformer isolated solutions are described in great details. A special section deals with the gate drive requirements of the MOSFETs in synchronous rectifier applications. For more information, see the Overview for MOSFET and IGBT Gate Drivers product page. Several, step-by-step numerical design examples complement the application report. This document is also available in Chinese: MOSFET 和 IGBT 栅极驱动器电路的基本原理 Contents 1 Introduction ................................................................................................................... 2 2 MOSFET Technology ......................................................................................................
    [Show full text]
  • Tabulation of Published Data on Electron Devices of the U.S.S.R. Through December 1976
    NAT'L INST. OF STAND ms & TECH R.I.C. Pubii - cations A111D4 4 Tfi 3 4 4 NBSIR 78-1564 Tabulation of Published Data on Electron Devices of the U.S.S.R. Through December 1976 Charles P. Marsden Electron Devices Division Center for Electronics and Electrical Engineering National Bureau of Standards Washington, DC 20234 December 1978 Final QC— U.S. DEPARTMENT OF COMMERCE 100 NATIONAL BUREAU OF STANDARDS U56 73-1564 Buraev of Standard! NBSIR 78-1564 1 4 ^79 fyr *'• 1 f TABULATION OF PUBLISHED DATA ON ELECTRON DEVICES OF THE U.S.S.R. THROUGH DECEMBER 1976 Charles P. Marsden Electron Devices Division Center for Electronics and Electrical Engineering National Bureau of Standards Washington, DC 20234 December 1978 Final U.S. DEPARTMENT OF COMMERCE, Juanita M. Kreps, Secretary / Dr. Sidney Harman, Under Secretary Jordan J. Baruch, Assistant Secretary for Science and Technology NATIONAL BUREAU OF STANDARDS, Ernest Ambler, Director - 1 TABLE OF CONTENTS Page Preface i v 1. Introduction 2. Description of the Tabulation ^ 1 3. Organization of the Tabulation ’ [[ ] in ’ 4. Terminology Used the Tabulation 3 5. Groups: I. Numerical 7 II. Receiving Tubes 42 III . Power Tubes 49 IV. Rectifier Tubes 53 IV-A. Mechanotrons , Two-Anode Diode 54 V. Voltage Regulator Tubes 55 VI. Current Regulator Tubes 55 VII. Thyratrons 56 VIII. Cathode Ray Tubes 58 VIII-A. Vidicons 61 IX. Microwave Tubes 62 X. Transistors 64 X-A-l . Integrated Circuits 75 X-A-2. Integrated Circuits (Computer) 80 X-A-3. Integrated Circuits (Driver) 39 X-A-4. Integrated Circuits (Linear) 89 X- B.
    [Show full text]
  • Lecture 33 Multistage Amplifiers (Cont.)
    Lecture 33 Multistage Amplifiers (Cont.) DC Coupling: General Trends * Goal: want both input and output to be “centered” at halfway between the positive and negative supplies (or ground, for a single supply) -- in order to have maximum possible swing at the input and at the output. Summary of DC shifts through the single stages: BJT Amp. npn version Type CE positive CB positive CC negative* MOS Amp. n-channel p-channel Type version version CS positive negative CG positive negative CD negative* positive* The DC voltage shifts for CC/CD stages are set by the VBE = 0.7 V drop or by the VGS of the transistor and can be specified by the designer. EE 105 Fall 2001 Lecture 33 DC Coupling Example * Common drain - common collector cascade (infinite input resistance, fairly low output resistance, unity voltage gain ... reasonable voltage buffer) For CC stage, the optimum output voltage of 2.5 V (centered between + 5 V and ground for maximum swing) --> VIN2 = DC input of CC amp = 2.5 + 0.7 V = 3.2 V The DC of the n-channel CD amplifier is then: VIN = DC input of CD amp = VIN2 + VGS1 = 3.2 V + 1.5 V = 4.7 V where we have assumed that VGS1 = 1.5 V as a typical gate-source voltage (actual number comes from ISUP1and (W/L)). * too close to the supply voltage -- input DC level should be centered at or near 2.5 V. EE 105 Fall 2001 Lecture 33 DC Biasing Example (Cont.) * Solution: use p-channel CD amplifier since it shifts the DC level in the positive direction from input to output Selection of large (W/L) for the p-channel --> input DC level can be adjusted closer to 2.5 V.
    [Show full text]
  • Common Gate Amplifier
    © 2017 solidThinking, Inc. Proprietary and Confidential. All rights reserved. An Altair Company COMMON GATE AMPLIFIER • ACTIVATE solidThinking © 2017 solidThinking, Inc. Proprietary and Confidential. All rights reserved. An Altair Company Common Gate Amplifier A common-gate amplifier is one of three basic single-stage field-effect transistor (FET) amplifier topologies, typically used as a current buffer or voltage amplifier. In the circuit the source terminal of the transistor serves as the input, the drain is the output and the gate is connected to ground, or common, hence its name. The analogous bipolar junction transistor circuit is the common-base amplifier. Input signal is applied to the source, output is taken from the drain. current gain is about unity, input resistance is low, output resistance is high a CG stage is a current buffer. It takes a current at the input that may have a relatively small Norton equivalent resistance and replicates it at the output port, which is a good current source due to the high output resistance. • ACTIVATE solidThinking © 2017 solidThinking, Inc. Proprietary and Confidential. All rights reserved. An Altair Company Circuit Topology • ACTIVATE solidThinking © 2017 solidThinking, Inc. Proprietary and Confidential. All rights reserved. An Altair Company Waveforms Input Voltage Output Voltage • ACTIVATE solidThinking © 2017 solidThinking, Inc. Proprietary and Confidential. All rights reserved. An Altair Company The common-source and common-drain configurations have extremely high input resistances because the gate is the input terminal. In contrast, the common-gate configuration where the source is the input terminal has a low input resistance. Common gate FET configuration provides a low input impedance while offering a high output impedance.
    [Show full text]
  • The Bipolar Junction Transistor (BJT)
    The Bipolar Junction Transistor (BJT) Introduction he transistor, derived from transfer resistor, is a three terminal device whose resistance between two terminals is controlled by the third. The term bipolar reflects the fact that T there are two types of carriers, holes and electrons which form the currents in the transistor. If only one carrier is employed (electron or hole), it is considered a unipolar device like field effect transistor (FET). The transistor is constructed with three doped semiconductor regions separated by two pn junctions. The three regions are called Emitter (E), Base (B), and Collector (C). Physical representations of the two types of BJTs are shown in Figure (1–1). One type consists of two n -regions separated by a p-region (npn), and the other type consists of two p-regions separated by an n- region (pnp). Figure (1-1) Transistor Basic Structure The outer layers have widths much greater than the sandwiched p– or n–type layer. The doping of the sandwiched layer is also considerably less than that of the outer layers (typically, 10:1 or less). This lower doping level decreases the conductivity of the base (increases the resistance) due to the limited number of “free” carriers. Figure (1-2) shows the schematic symbols for the npn and pnp transistors 1 College of Electronics Engineering - Communication Engineering Dept. Figure (1-2) standard transistor symbol Transistor operation Objective: understanding the basic operation of the transistor and its naming In order for the transistor to operate properly as an amplifier, the two pn junctions must be correctly biased with external voltages.
    [Show full text]
  • Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages
    Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages Outline • Common-drain amplifier • Common-gate amplifier Reading Assignment: Howe and Sodini; Chapter 8, Sections 8.7-8.9 6.012 Spring 2007 1 1. Common-drain amplifier VDD signal source RS signal vs + load iSUP RL vOUT VBIAS - VSS • A voltage buffer takes the input voltage which may have a relatively large Thevenin resistance and replicates the voltage at the output port, which has a low output resistance • Input signal is applied to the gate • Output is taken from the source • To first order, voltage gain ≈ 1 • Input resistance is high • Output resistance is low – Effective voltage buffer stage How does it work? •vgate ↑⇒ iD cannot change ⇒ vsource ↑ – Source follower 6.012 Spring 2007 2 Biasing the Common-drain amplifier VDD signal source RS VSS signal + load vs iSUP RL vOUT VBIAS - VSS • Assume device in saturation; neglect RS and RL; neglect CLM (λ = 0) • Obtain desired output bias voltage – Typically set VOUT to”halfway” between VSS and VDD. • Output voltage maximum VDD-VDSsat • Output voltage minimum set by voltage requirement across ISUP. VBIAS = VGS + VOUT I V = V (V ) + SUP GS Tn SB W µ C 2L n ox 6.012 Spring 2007 3 Small-signal Analysis Unloaded small-signal equivalent circuit model: D G + gmvgs ro S vin + roc vout - - + vgs - + + vin gmvgs ro//roc vout - - vin = vgs + vout vout = gmvgs(ro // roc ) Then: g A m 1 vo = 1 ≈ gm + ro // roc 6.012 Spring 2007 4 Input and Output Resistance Input Impedance : Rin = ∞ Output Impedance: i + v - t + gs + RS vin gmvgs ro//roc vt
    [Show full text]
  • Common Gate Amplifier Is Often Used As a Current Buffer I.E
    Lecture 20 Transistor Amplifiers (III) Other Amplifier Stages Outline • Common-drain amplifier • Common-gate amplifier Reading Assignment: Howe and Sodini; Chapter 8, Sections 8.7-8.9 6.012 Electronic Devices and Circuits—Fall 2000 Lecture 20 1 Summary of Key Concepts • Common-drain amplifier: good voltage buffer – Voltage gain » 1 – High input resistance – Low output resistance • Common-gate amplifier: good current buffer – Current gain » 1 – Low input resistance – High output resistance 6.012 Electronic Devices and Circuits—Fall 2000 Lecture 20 2 1. Common-drain amplifier • A voltage buffer takes the input voltage which may have a relatively large Thevenin resistance and replicates the voltage at the output port, which has a low output resistance • Input signal is applied to the gate • Output is taken from the source • To first order, voltage gain » 1 – vs » vg. • Input resistance is high • Output resistance is low – Effective voltage buffer stage How does it work? • vG •Þ iD cannot change Þ vS • – Source follower 6.012 Electronic Devices and Circuits—Fall 2000 Lecture 20 3 Biasing the Common-drain amplifier • VGG, ISUP, and W/L selected to bias MOSFET in saturation • Obtain desired output bias voltage – Typically set VOUT to”halfway” between VSS and VDD. • Output voltage maximum VDD-VDSsat • Output voltage minimum set by voltage requirement across ISUP. VBIAS = VGG = VGS + VOUT I = + SUP VGS VTn(VSB) W mnCox 2L 6.012 Electronic Devices and Circuits—Fall 2000 Lecture 20 4 Small-signal Analysis Unloaded small-signal equivalent circuit
    [Show full text]
  • Lecture20-(140624)
    Lecture 20 Low Input Resistance Amplifiers (6/24/14) Page 20-1 LECTURE 20 – LOW INPUT RESISTANCE AMPLIFIERS – THE COMMON GATE, CASCODE AND CURRENT AMPLIFIERS LECTURE ORGANIZATION Outline • Voltage driven common gate amplifiers • Voltage driven cascode amplifier • Non-voltage driven cascode amplifier – the Miller effect • Further considerations of cascode amplifiers • Current amplifiers • Summary CMOS Analog Circuit Design, 3rd Edition Reference Pages 218-236 CMOS Analog Circuit Design © P.E. Allen - 2016 Lecture 20 Low Input Resistance Amplifiers (6/24/14) Page 20-2 VOLTAGE-DRIVEN COMMON GATE AMPLIFIER Common Gate Amplifier VDD VDD Circuit: VPBias1 RL M3 vOUT vOUT VNBias2 VNBias2 M2 V I NBias1 vIN Bias vIN M1 060609-01 Large Signal Characteristics: vOUT V (max) ≈ V – V (sat) VDD OUT DD DS3 VON3 VOUT(min) ≈ VDS1(sat) + VDS2(sat) Note VDS1(sat) = VON1 V ON2 VON1+VON2 VT2 vIN VNBias2 VON1 060609-02 CMOS Analog Circuit Design © P.E. Allen - 2016 Lecture 20 Low Input Resistance Amplifiers (6/24/14) Page 20-3 Small Signal Performance of the Common Gate Amplifier Small signal model: rds2 rds2 Rin R Rin R out i1 out - + g v g v v rds1 v m2 gs2 v v rds1 v m2 s2 v in gs2 r out in s2 r out + ds3 - ds3 060609-03 rds2 gm2rds2rds3 vout gm2rds2rds3 vout = gm2vs2 rds3 = vin Av = = + rds2+rds3 rds2+rds3 vin rds2+rds3 Rin = Rin’||rds1, Rin’ is found as follows vs2 = (i1 - gm2vs2)rds2 + i1rds3 = i1(rds2 + rds3) - gm2 rds2vs2 vs2 rds2 + rds3 rds2 + rds3 Rin' = = Rin = rds1|| i1 1 + gm2rds2 1 + gm2rds2 Rout ≈ rds2||rds3 CMOS Analog Circuit Design © P.E.
    [Show full text]