DOCSLIB.ORG

Macro Assembler AS V1.42 User's Manual

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Macro Assembler AS V1.42 User's Manual Alfred Arnold, Stefan Hilse, Stephan Kanthak, Oliver Sellke, Vittorio De Tomasi Macro Assembler AS V1.42 User's Manual Edition September 2020 IBM, PPC403Gx, OS/2, and PowerPC are registered trademarks of IBM Corporation. Intel, MCS-48, MCS-51, MCS-251, MCS-96, MCS-196 und MCS-296 are registered trademarks of Intel Corp. Motorola and ColdFire are registered trademarks of Motorola Inc. MagniV is a registered trademark of Freescale Semiconductor. PicoBlaze is a registered trademark of Xilinx Inc. UNIX is a registered trademark of the The Open Group. Linux is a registered trademark of Linus Thorvalds. Microsoft, Windows, and MS-DOS are registered trademarks of Microsoft Corporation. All other trademarks not explicitly mentioned in this section and used in this manual are properties of their respective owners. This document has been processed with the LaTeX typesetting system, using the Linux operating system. Contents 1 Introduction 11 1.1 License Agreement . 11 1.2 General Capabilities of the Assembler . 13 1.3 Supported Platforms . 19 2 Assembler Usage 21 2.1 Hardware Requirements . 21 2.2 Delivery . 22 2.3 Installation . 26 2.4 Start-Up Command, Parameters . 29 2.5 Format of the Input Files . 39 2.6 Format of the Listing . 41 2.7 Symbol Conventions . 43 2.8 Temporary Symbols . 46 2.9 Named Temporary Symbols . 46 2.9.1 Nameless Temporary Symbols . 47 2.9.2 Composed Temporary Symbols . 49 2.10 Formula Expressions . 49 2.10.1 Integer Constants . 50 2.10.2 Floating Point Constants . 51 2.10.3 String Constants . 52 2.10.4 String to Integer Conversion and Character Constants . 53 2.10.5 Evaluation . 54 2.10.6 Operators . 56 2.10.7 Functions . 56 2.11 Forward References and Other Disasters . 59 2.12 Register Symbols . 63 2.13 Share File . 64 3 4 CONTENTS 2.14 Processor Aliases . 65 3 Pseudo Instructions 67 3.1 Definitions . 67 3.1.1 SET, EQU, and CONSTANT . 67 3.1.2 SFR and SFRB . 69 3.1.3 XSFR and YSFR . 70 3.1.4 LABEL . 70 3.1.5 BIT . 70 3.1.6 DBIT . 72 3.1.7 DEFBIT . 72 3.1.8 DEFBITFIELD . 74 3.1.9 PORT . 74 3.1.10 REG and NAMEREG . 75 3.1.11 LIV and RIV . 75 3.1.12 CHARSET . 76 3.1.13 CODEPAGE . 77 3.1.14 ENUM, NEXTENUM, and ENUMCONF . 77 3.1.15 PUSHV and POPV . 79 3.2 Code Modification . 80 3.2.1 ORG . 80 3.2.2 RORG . 85 3.2.3 CPU . 85 3.2.4 SUPMODE, FPU, PMMU . 105 3.2.5 FULLPMMU . 106 3.2.6 PADDING . 106 3.2.7 PACKING . 107 3.2.8 MAXMODE . 108 3.2.9 EXTMODE and LWORDMODE . 108 3.2.10 SRCMODE . 109 3.2.11 BIGENDIAN . 109 3.2.12 WRAPMODE . 109 3.2.13 SEGMENT . 110 3.2.14 PHASE and DEPHASE . 112 3.2.15 SAVE and RESTORE . 113 3.2.16 ASSUME . 114 3.2.17 CKPT . 124 3.2.18 EMULATED . 124 CONTENTS 5 3.2.19 BRANCHEXT . 125 3.2.20 Z80SYNTAX . 125 3.2.21 EXPECT and ENDEXPECT . 126 3.3 Data Definitions . 126 3.3.1 DC[.Size] . 127 3.3.2 DS[.Size] . 128 3.3.3 DN,DB,DW,DD,DQ, and DT . 129 3.3.4 DS, DS8 . 130 3.3.5 BYT or FCB . 131 3.3.6 BYTE . 131 3.3.7 DC8 . 131 3.3.8 ADR or FDB . 132 3.3.9 WORD . 132 3.3.10 DW16 . 132 3.3.11 LONG . 132 3.3.12 SINGLE, DOUBLE, and EXTENDED . 133 3.3.13 FLOAT and DOUBLE . 133 3.3.14 SINGLE and DOUBLE . 133 3.3.15 EFLOAT, BFLOAT, and TFLOAT . 133 3.3.16 Qxx and LQxx . 134 3.3.17 DATA . 134 3.3.18 ZERO . 135 3.3.19 FB and FW . 135 3.3.20 ASCII and ASCIZ . 135 3.3.21 STRING and RSTRING . 136 3.3.22 FCC . 136 3.3.23 DFS or RMB . 136 3.3.24 BLOCK . 136 3.3.25 SPACE . 137 3.3.26 RES . 137 3.3.27 BSS . 137 3.3.28 DSB and DSW . 137 3.3.29 DS16 . 137 3.3.30 ALIGN . 138 3.3.31 LTORG . 138 3.4 Macro Instructions . 138 3.4.1 MACRO . 139 3.4.2 IRP . 147 6 CONTENTS 3.4.3 IRPC . 148 3.4.4 REPT . 148 3.4.5 WHILE . 149 3.4.6 EXITM . 149 3.4.7 SHIFT . 150 3.4.8 MAXNEST . 150 3.4.9 FUNCTION . 151 3.5 Structures . 152 3.5.1 Definition . 152 3.5.2 Usage . 154 3.5.3 Nested Structures . 154 3.5.4 Unions . 155 3.5.5 Nameless Structures . 155 3.5.6 Structures and Sections . 156 3.5.7 Structures and Macros . 156 3.6 Conditional Assembly . 156 3.6.1 IF / ELSEIF / ENDIF . 157 3.6.2 SWITCH(SELECT) / CASE / ELSECASE / ENDCASE159 3.7 Listing Control . 160 3.7.1 PAGE . 160 3.7.2 NEWPAGE . 161 3.7.3 MACEXP DFT and MACEXP OVR . 162 3.7.4 LISTING . 164 3.7.5 PRTINIT and PRTEXIT . 164 3.7.6 TITLE . 165 3.7.7 RADIX . 165 3.7.8 OUTRADIX . 165 3.8 Local Symbols . 166 3.8.1 Basic Definition (SECTION/ENDSECTION) . 167 3.8.2 Nesting and Scope Rules . 168 3.8.3 PUBLIC and GLOBAL . 171 3.8.4 FORWARD . ..
Load more

Recommended publications
  • 08-02-2021 Agenda Packet.Pdf
    AGENDA DELANO CITY COUNCIL REGULAR MEETING August 2, 2021 DELANO CITY HALL, 1015 – 11th Avenue 5:30 P.M. IN ACCORDANCE WITH THE GOVERNOR NEWSOM’S EXECUTIVE ORDER #N-08-21, THIS MEETING WILL BE CONDUCTED FULLY VIA TELECONFERENCE, DUE TO THE CURRENT RESTRICTIONS BY SAID ORDER AND CENTERS FOR DISEASES CONTROL AND PREVENTION (CDC) GUIDELINES. THE PUBLIC WILL HAVE ACCESS TO CALL IN, LISTEN TO THE MEETING AND PROVIDE PUBLIC COMMENT. IN ACCORDANCE WITH GOVERNOR NEWSOM’S EXECUTIVE ORDER N-08-21, THERE WILL NOT BE A PHYSICAL LOCATION FROM WHICH THE PUBLIC MAY ATTEND. IN ORDER TO CALL INTO TH E MEETING PLEASE SEE THE DIRECTIONS BELOW. CALL TO ORDER INVOCATION FLAG SALUTE ROLL CALL PRESENTATIONS AND AWARDS Featured Pet – Tabitha PUBLIC COMMENT: The public may address the Council on items which do not appear on the agenda. The Council cannot respond nor take action on items that do not appear on the agenda but may refer the item to staff for further study or for placement on a future agenda. Comments are limited to 3 minutes for each person and 15 minutes on each subject. Please state your name and address for the record. CONSENT AGENDA: The Consent Agenda consists of items that in staff’s opinion are routine and non-controversial. These items are approved in one motion unless a Councilmember or member of the public removes a particular item. 1) Authorization to waive the reading of any ordinance in its entirety and consenting to the reading of such ordinances by title only 2) Warrant Register in the amount of $3,044,398.54 3) Minutes of regular City Council Meeting of July 19, 2021 4) Acceptance and Approval of the City of Delano Quarterly Investment Report 5) Resolution adopting the 2020-2021 Kern Multi-Jurisdiction Hazard Mitigation Plan (MJHMP) 6) Approval of agreement with Youth Educational Sports, Inc.
    [Show full text]
  • TRABAJO FIN DE GRADO Diseño E Implementación De Un Sistema De
    TRABAJO FIN DE GRADO Diseño e implementación de un sistema de monitorización de temperatura capaz de comunicar de manera inalámbrica con un dispositivo móvil Autor: Adrián Paredes Intriago Tutor: Jonathan Crespo Herrero Grado en Ingeniería Electrónica Industrial y Automática Madrid, Septiembre de 2014 II Agradecimientos A mis padres, Juan y Raquel. A mi hermana, Claudia. Por no rendirse jamás. III IV Resumen En este trabajo se desarrolla un sistema de monitorización de temperatura capaz de comunicar de manera inalámbrica con un dispositivo móvil. El sistema está compuesto por un microcontrolador, un sensor de temperatura y un módulo Bluetooth. Las comunicaciones entre los componentes del sistema son llevadas a cabo a través de los buses de comunicación en serie SPI e I²C, mientras que las comunicaciones entre el sistema y el dispositivo móvil se realizan a través del protocolo de comunicación inalámbrica Bluetooth de bajo consumo, también conocido como BLE. En cuanto al dispositivo móvil, todas las comunicaciones con el sistema son gestionadas mediante una aplicación Android. Esta aplicación muestra las mediciones del sistema en tiempo real permitiendo a su vez configurar varios tipos de notificaciones y alarmas. Palabras clave: Sistema de monitorización de temperatura, dispositivos móviles, Bluetooth de bajo consumo, Android. V VI Abstract This work develops a temperature monitoring system able to communicate in a wireless manner to a mobile device. The system consists of a microcontroller, a temperature sensor and a Bluetooth module. The communications between the components of the system are done through the serial buses SPI and I²C, whereas the communications between the system and mobile device are done through Bluetooth low energy, also known as BLE.
    [Show full text]
  • Microprocessors History of Computing Nouf Assaid
    MICROPROCESSORS HISTORY OF COMPUTING NOUF ASSAID 1 Table of Contents Introduction 2 Brief History 2 Microprocessors 7 Instruction Set Architectures 8 Von Neumann Machine 9 Microprocessor Design 12 Superscalar 13 RISC 16 CISC 20 VLIW 23 Multiprocessor 24 Future Trends in Microprocessor Design 25 2 Introduction If we take a look around us, we would be sure to find a device that uses a microprocessor in some form or the other. Microprocessors have become a part of our daily lives and it would be difficult to imagine life without them today. From digital wrist watches, to pocket calculators, from microwaves, to cars, toys, security systems, navigation, to credit cards, microprocessors are ubiquitous. All this has been made possible by remarkable developments in semiconductor technology enabling in the last 30 years, enabling the implementation of ideas that were previously beyond the average computer architect’s grasp. In this paper, we discuss the various microprocessor technologies, starting with a brief history of computing. This is followed by an in-depth look at processor architecture, design philosophies, current design trends, RISC processors and CISC processors. Finally we discuss trends and directions in microprocessor design. Brief Historical Overview Mechanical Computers A French engineer by the name of Blaise Pascal built the first working mechanical computer. This device was made completely from gears and was operated using hand cranks. This machine was capable of simple addition and subtraction, but a few years later, a German mathematician by the name of Leibniz made a similar machine that could multiply and divide as well. After about 150 years, a mathematician at Cambridge, Charles Babbage made his Difference Engine.
    [Show full text]
  • Historical Perspective and Further Reading 162.E1
    2.21 Historical Perspective and Further Reading 162.e1 2.21 Historical Perspective and Further Reading Th is section surveys the history of in struction set architectures over time, and we give a short history of programming languages and compilers. ISAs include accumulator architectures, general-purpose register architectures, stack architectures, and a brief history of ARMv7 and the x86. We also review the controversial subjects of high-level-language computer architectures and reduced instruction set computer architectures. Th e history of programming languages includes Fortran, Lisp, Algol, C, Cobol, Pascal, Simula, Smalltalk, C+ + , and Java, and the history of compilers includes the key milestones and the pioneers who achieved them. Accumulator Architectures Hardware was precious in the earliest stored-program computers. Consequently, computer pioneers could not aff ord the number of registers found in today’s architectures. In fact, these architectures had a single register for arithmetic instructions. Since all operations would accumulate in one register, it was called the accumulator , and this style of instruction set is given the same name. For example, accumulator Archaic EDSAC in 1949 had a single accumulator. term for register. On-line Th e three-operand format of RISC-V suggests that a single register is at least two use of it as a synonym for registers shy of our needs. Having the accumulator as both a source operand and “register” is a fairly reliable indication that the user the destination of the operation fi lls part of the shortfall, but it still leaves us one has been around quite a operand short. Th at fi nal operand is found in memory.
    [Show full text]
  • Embedded Systeme 11
    B 13908 Elektronik-Magazin für Chip-, Board- & System-Design www.systeme-online.de 11/00 Ausgabe November DM 14,– ÖS 110,– Embedded SFR 14,– Systeme Optimierte Software- Entwicklung Telekom-Strategie übernehmen HA-Systeme für Telekom 99,999 Prozent Verfügbarkeit Echtzeit- Steuerungssysteme Deterministisch im ns-Bereich Besuchen Sie uns auf der Electronica Halle A3, Stand 228 Electronic Embedded Systeme Editorial Embedded-(R-)Evolution Charles Darwin erkannte bei seinen Unter- werden Software, Echtzeitbetriebssysteme suchungen zur Abstammungslehre, die er im und die Weiterentwicklung von Windows CE, 19. Jahrhundert durchführte, dass sich die Embedded NT und Embedded Linux Natur evolutionär weiterentwickelt. Revolu- beschrieben. Der Elektronik-Focus wird zu tionäre Entwicklungssprünge sind in der einem zweiten Schwerpunkt ausgeweitet und Natur selten. Parallelen zur technischen enthält jetzt branchenbezogene Themen zu Weiterentwicklung sind dabei unübersehbar. Embedded-Systemen aus allen Marktberei- So entwickelt sich auch die Technik evolu- chen. Die Rubriken »Markt«, jetzt mit der tionär weiter, das bedeutet, dass neue Pro- regelmäßigen Unterrubrik »Forschung & dukte, Systeme und Verfahren meist verbes- Technologie«, »Titelstory« und »Schwer- serte Varianten ihrer Vorgänger sind. Selbst punkt«, bleiben bestehen. technische »Revolutionen« wie z.B. die Sie als Leser unserer Zeitschrift sind jetzt Erfindung der Planartechnik, des Mikropro- gefragt: Sagen Sie uns Ihre Meinung. Dazu zessors und des Internets sind genau betrach- ist dieser und der nächsten Ausgabe ein Fra- tet Weiterentwicklungen, die allerdings gebogen beigelegt. Sollten Sie diesen Frage- »revolutionäre« Auswirkungen auf die In- bogen nicht mehr in den Heften finden, dustrie haben und völlig neue Chancen und können Sie auch ganz bequem via Internet Märkte eröffnen. An diese neuen Bedingun- (http://www.service-awi.de/leserumfrage) gen müssen sich die beteiligten Firmen – an der Leserumfrage mit Gewinnspiel teil- analog zu den Arten in der Natur – anpassen.
    [Show full text]
  • Buku Ajar Mikrokontroler Dan Interface.Pdf
    i BUKU AJAR MIKROKONTROLER DAN INTERACE Sutarsi Suhaeb, S.T., M.Pd. Yasser Abd Djawad, S.T., M.Sc., Ph.D. Dr. Hendra Jaya, S.Pd., M.T. Ridwansyah, S.T., M.T. Drs. Sabran, M.Pd. Ahmad Risal, A.Md. |||||||||||||||||||||||||||||| UNM ii MIKROKONTROLER DAN INTERFACE Universitas Negeri Makassar Fakultas Teknik Pendidikan Teknik Elektronika Penulis: Ahmad Risal Desain Sampul: Ahmad Risal Pembimbing: 1. Sutarsi Suhaeb, S.T., M.Pd. 2. Yasser Abd Djawad, S.T., M.Sc., Ph.D. Penguji: 1. Dr. Hendra Jaya, S.Pd., M.T. 2. Ridwansyah, S.T., M.T. Validator Konten/Materi: Drs. Sabran, M.Pd. Validator Desain/Media: Dr. Muh. Ma'ruf Idris, S.T., M.T. @Desember2017 Kata Pengantar Puji dan syukur penulis panjatkan atas kehadirat Allah SWT, yang telah memberikan rahmat dan karuniaNya, sehingga Buku Ajar Mikrokontroler dan Interface ini dapat diselesaikan dengan baik. Pembahasan materi pada buku ajar ini dilakukan dengan cara memaparkan landasan teori elektronika dan instrumentasi digital khususnya tentang mikrokontroler. Mikrokontroler adalah bidang ilmu keteknikan yang mempelajari tentang pengontrolan alat elektronika yang mengkombinasikan hardware (rangkai- an elektronika) dengan software (pemrograman). Interface adalah model pengaplikasian mikrokontroler dengan perangkat lain ( Perangkat Antar- muka). Mata Kuliah Mikrokontroler dan Interface adalah mata kuliah yang memberikan ilmu pengotrolan berbasis program yang dapat dirubah setiap saat untuk mengontrol bermacam-macam perangkat lewat berbagai macam media komunikasi. Isi buku ajar ini mencakup materi pokok mikrokontroler dan interfa- ce yang mencakup: Sejarah dan Pengenalan Mikrokontroler, Pemrograman Mikrokontroler AVR dan Mikrokontroler Arduino, Interface Data Digital, Interface Dengan LCD, Interface Input Analog (ADC), Interface Output PWM, Interface Serial USART, Interface Serial SPI, Interface Serial I2C.
    [Show full text]
  • RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018)
    RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (built 15th February 2018) CONTENTS I RTEMS CPU Architecture Supplement1 1 Preface 5 2 Port Specific Information7 2.1 CPU Model Dependent Features...........................8 2.1.1 CPU Model Name...............................8 2.1.2 Floating Point Unit..............................8 2.2 Multilibs........................................9 2.3 Calling Conventions.................................. 10 2.3.1 Calling Mechanism.............................. 10 2.3.2 Register Usage................................. 10 2.3.3 Parameter Passing............................... 10 2.3.4 User-Provided Routines............................ 10 2.4 Memory Model..................................... 11 2.4.1 Flat Memory Model.............................. 11 2.5 Interrupt Processing.................................. 12 2.5.1 Vectoring of an Interrupt Handler...................... 12 2.5.2 Interrupt Levels................................ 12 2.5.3 Disabling of Interrupts by RTEMS...................... 12 2.6 Default Fatal Error Processing............................. 14 2.7 Symmetric Multiprocessing.............................. 15 2.8 Thread-Local Storage................................. 16 2.9 CPU counter...................................... 17 2.10 Interrupt Profiling................................... 18 2.11 Board Support Packages................................ 19 2.11.1 System Reset................................. 19 3 ARM Specific Information 21 3.1 CPU Model Dependent Features..........................
    [Show full text]
  • Ti® Macintosh® SE/30
    n 11acll1tosh®SE/30 Owner's Guide - ti®Macintosh ®SE /30 Owner's Guide - - - - - - ti APPLE COMPUTER, INC. This manual and lhe software described in it are copyrighted, with all rights reserved. Under the copyright laws, lhis manual or the software may not be copied, in whole or part, without written consent of Apple, except in lhe normal use of the software or to make a backup copy of the software. The same proprietary and copyright notices must be affLxed to any permitted copies as were affiXed to the original. This exception does not allow copies to be made for others, whether or not sold, but all of the material purchased (with all backup copies) may be sold, given, or loaned to another person. Under the law, copying includes translating into another language or format. You may use the software on any computer owned by you, but extra copies cannot be made for this purpose. © Apple Computer, Inc., 1988 Linotronic is a registered trademark of 20525 Mariani Avenue Linotype Co. Cupertino, CA 95014 (408) 996-1010 Microsoft and MS-DOS are registered trademarks of Microsoft Corporation. Apple, the Apple logo, AppleCare, NuBus is a trademark of Texas Applelink, AppleTalk. A/UX, Instruments. HyperCard , Im:~geW rit e r , LaserWriter, MacApp, Macintosh, OS/2 is a trademark of International and SANE arc registered trademarks Business Machines Corporation. of Apple Computer, Inc. POSTSCRI PT is a registered trademark, APDA, AppleCD SC, Apple Desktop and Illustrator is a trademark, of Bus, AppleFax, EtherTalk, FDHD, Adobe Systems Incorporated. Finder, LocalTalk, and MPW are UNIX is a registered trademark of trademarks of Apple Computer, Inc.
    [Show full text]
  • Ece585 Lec2.Pdf
    ECE 485/585 Microprocessor System Design Lecture 2: Memory Addressing 8086 Basics and Bus Timing Asynchronous I/O Signaling Zeshan Chishti Electrical and Computer Engineering Dept Maseeh College of Engineering and Computer Science Source: Lecture based on materials provided by Mark F. Basic I/O – Part I ECE 485/585 Outline for next few lectures Simple model of computation Memory Addressing (Alignment, Byte Order) 8088/8086 Bus Asynchronous I/O Signaling Review of Basic I/O How is I/O performed Dedicated/Isolated /Direct I/O Ports Memory Mapped I/O How do we tell when I/O device is ready or command complete? Polling Interrupts How do we transfer data? Programmed I/O DMA ECE 485/585 Simplified Model of a Computer Control Control Data, Address, Memory Data Path Microprocessor Keyboard Mouse [Fetch] Video display [Decode] Printer [Execute] I/O Device Hard disk drive Audio card Ethernet WiFi CD R/W DVD ECE 485/585 Memory Addressing Size of operands Bytes, words, long/double words, quadwords 16-bit half word (Intel: word) 32-bit word (Intel: doubleword, dword) 0x107 64-bit double word (Intel: quadword, qword) 0x106 Note: names are non-standard 0x105 SUN Sparc word is 32-bits, double is 64-bits 0x104 0x103 Alignment 0x102 Can multi-byte operands begin at any byte address? 0x101 Yes: non-aligned 0x100 No: aligned. Low order address bit(s) will be zero ECE 485/585 Memory Operand Alignment …Intel IA speak (i.e. word = 16-bits = 2 bytes) 0x107 0x106 0x105 0x104 0x103 0x102 0x101 0x100 Aligned Unaligned Aligned Unaligned Aligned Unaligned word word Double Double Quad Quad address address word word word word -----0 address address address address -----00 ----000 ECE 485/585 Memory Operand Alignment Why do we care? Unaligned memory references Can cause multiple memory bus cycles for a single operand May also span cache lines Requiring multiple evictions, multiple cache line fills Complicates memory system and cache controller design Some architectures restrict addresses to be aligned Even in architectures without alignment restrictions (e.g.
    [Show full text]
  • 8-Bit All Flash 78K0 Microcontrollers 78K0S
    For further information, please contact: NEC Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/ [America] [Europe] [Asia & Oceania] NEC Electronics America, Inc. NEC Electronics (Europe) GmbH NEC Electronics (China) Co., Ltd 8-bit All Flash 2880 Scott Blvd. Arcadiastrasse 10 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian Santa Clara, CA 95050-2554, U.S.A. 40472 Düsseldorf, Germany District, Beijing 100083, P.R.China Tel: 408-588-6000 Tel: 0211-65030 Tel: 010-8235-1155 800-366-9782 http://www.eu.necel.com/ http://www.cn.necel.com/ http://www.am.necel.com/ Hanover Office Shanghai Branch Podbielskistrasse 166 B Room 2509-2510, Bank of ChinaTower, 30177 Hannover 200Y incheng Road Central, Tel: 0 511 33 40 2-0 Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 Munich Office http://www.cn.necel.com/ Werner-Eckert-Strasse 9 81829 München Shenzhen Branch Tel: 0 89 92 10 03-0 Unit 01, 39/F, Excellence Times Square Building, Stuttgart Office No. 4068 Yi Tian Road, Futian District, Shenzhen, Industriestrasse 3 P.R.China P.C:518048 70565 Stuttgart Tel:0755-8282-9800 Tel: 0 711 99 01 0-0 http://www.cn.necel.com/ United Kingdom Branch NEC Electronics Hong Kong Ltd. Cygnus House, Sunrise Parkway Unit 1601-1613, 16/F., Tower 2, Grand Century Place, Linford Wood, Milton Keynes 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong MK14 6NP, U.K. Tel: 2886-9318 Tel: 01908-691-133 http://www.hk.necel.com/ Succursale Française 9, rue Paul Dautier, B.P.
    [Show full text]
  • Microprocessor Training
    Microprocessors and Microcontrollers © 1999 Altera Corporation 1 Altera Confidential Agenda New Products - MicroController products (1 hour) n Microprocessor Systems n The Embedded Microprocessor Market n Altera Solutions n System Design Considerations n Uncovering Sales Opportunities © 2000 Altera Corporation 2 Altera Confidential Embedding microprocessors inside programmable logic opens the door to a multi-billion dollar market. Altera has solutions for this market today. © 2000 Altera Corporation 3 Altera Confidential Microprocessor Systems © 1999 Altera Corporation 4 Altera Confidential Processor Terminology n Microprocessor: The implementation of a computer’s central processor unit functions on a single LSI device. n Microcontroller: A self-contained system with a microprocessor, memory and peripherals on a single chip. “Just add software.” © 2000 Altera Corporation 5 Altera Confidential Examples Microprocessor: Motorola PowerPC 600 Microcontroller: Motorola 68HC16 © 2000 Altera Corporation 6 Altera Confidential Two Types of Processors Computational Embedded n Programmable by the end-user to n Performs a fixed set of functions that accomplish a wide range of define the product. User may applications configure but not reprogram. n Runs an operating system n May or may not use an operating system n Program exists on mass storage n Program usually exists in ROM or or network Flash n Tend to be: n Tend to be: – Microprocessors – Microcontrollers – More expensive (ASP $193) – Less expensive (ASP $12) n Examples n Examples – Work Station
    [Show full text]
  • Technical Reference Manual 2.20.14
    Technical Reference Manual 2.20.14 September 18, 2020 Change Log This section lists recent changes to the document, with most recent entries first. Each item line should hyperlink to the relevant place in the document where the change has been made. Changes 2020.09.18 Corrected licensing to GPLv2. Wrote a new dasm.sty file to handle the formatting of the documentation. 2020.09.15 • Added DC.S endian-swapping magic directive 2020.09.13 • Added some structure (new chapters) to the document for inclusion of information about the "other" processors and machines. Started to separate the machine from the processor into separate sections. Should we do an all-in listing of opcodes for all processors, like for the 6502? • Removed malformed coments examples as they are no longer applicable • Added link to bugs/issue reporting 2020.09.09 • Correction to how the -m option actually works • Examples for good/bad comment formats added • Notes about SI unit usage • Added the -m (Maximum Output File Size) option • Added the -R (Remove Output File) option 2020.09.08 • Added a new Chapter - Source Code, and inside a description of the source code format, including line ending format,and the various commenting styles. • Clarified the difference in usage of brackets on F8/6502 • Fixed some errors in the Atari 2600 section. Switched to SI standard units for describing powers of 2 sizes. I suspect people may not like that! 2020.09.07 • Added the really unusal (and deprecated) definition for labels... "[ ]...^[ ]...label". This is a suppored/valid format, but it is likely to be removed.
    [Show full text]