Microprocessor Training

Total Page:16

File Type:pdf, Size:1020Kb

Microprocessor Training Microprocessors and Microcontrollers © 1999 Altera Corporation 1 Altera Confidential Agenda New Products - MicroController products (1 hour) n Microprocessor Systems n The Embedded Microprocessor Market n Altera Solutions n System Design Considerations n Uncovering Sales Opportunities © 2000 Altera Corporation 2 Altera Confidential Embedding microprocessors inside programmable logic opens the door to a multi-billion dollar market. Altera has solutions for this market today. © 2000 Altera Corporation 3 Altera Confidential Microprocessor Systems © 1999 Altera Corporation 4 Altera Confidential Processor Terminology n Microprocessor: The implementation of a computer’s central processor unit functions on a single LSI device. n Microcontroller: A self-contained system with a microprocessor, memory and peripherals on a single chip. “Just add software.” © 2000 Altera Corporation 5 Altera Confidential Examples Microprocessor: Motorola PowerPC 600 Microcontroller: Motorola 68HC16 © 2000 Altera Corporation 6 Altera Confidential Two Types of Processors Computational Embedded n Programmable by the end-user to n Performs a fixed set of functions that accomplish a wide range of define the product. User may applications configure but not reprogram. n Runs an operating system n May or may not use an operating system n Program exists on mass storage n Program usually exists in ROM or or network Flash n Tend to be: n Tend to be: – Microprocessors – Microcontrollers – More expensive (ASP $193) – Less expensive (ASP $12) n Examples n Examples – Work Station – Cell Phone – PC – Camera – Network Server – Set Top Box © 2000 Altera Corporation 7 Altera Confidential Target Market n System-on-a-Programmable-Chip opportunities lie primarily in the embedded market space – High peripheral content – Highly customizable – Specialized functionality requirements n Processor is required - heart of the design n Value is in the peripheral content n Development tools are critical © 2000 Altera Corporation 8 Altera Confidential Microcontroller Peripherals DRAM FLASH SRAM Timer DMA Interrupt Chip Controller I/F I/F Counter Controller Controller Selects General Purpose UART I2C CAN USB SPI Ethernet I/O Stepper Quadrature ATM HDLC SPI MAC PLL Motor Decoder LCD Keypad PCMCIA Centronics A to D D to A PWM IR Cores Available Today I/F to External Device © 2000 Altera Corporation Not Available Today 9 Altera Confidential The Embedded Microprocessor Market © 1999 Altera Corporation 10 Altera Confidential Global Microcontroller* Sales ($14.1 billion) STMicroelectronics Company 1998 1999 3% Motorola $2.03 $2.54 Microchip TI $1.88 $2.47 3% Hitachi $1.33 $1.28 Lucent $0.98 $1.16 Philips Motorola NEC $1.03 $1.16 5% 21% Mitsubishi $0.80 $1.00 Intel Intel $0.79 $0.86 8% Philips $0.55 $0.51 Microchip $0.29 $0.42 STMicroelectronics $0.33 $0.41 Mitsubishi 8% TI 19% NEC 10% Lucent * Includes DSPs Hitachi 10% 13% © 2000 Altera Corporation 11 Source: Semico Research Corp. Altera Confidential Embedded mP Architectures* by Revenue All Others 13% Intel 7% 68000 39% PowerPC 8% x86 15% * Does not include DSPs or ASIC/ASSP MIPS implementations 18% © 2000 Altera Corporation 12 Source: Dataquest (Feb 2000) Altera Confidential Example: Motorola 683XX Architecture n Core Components – CPU32 microcontroller – Intermodule bus (IMB) – External bus interface (EBI) – Chip selects – Clock circuitry © 2000 Altera Corporation 13 Altera Confidential Example: Motorola 68332 n Modules Added Motor Control 16 Channels – SRAM Period/pulse width Stepper motor – Time Processor Unit Transition counter – Queued Serial Module PWM Quadrature decode Time accumulator n Applications Frequency – Automotive – Motor control UART Full duplex Baud rate generator n ASP - $11.00 Synchronous Serial I/F to External ADC Chip selects Master/slave © 2000 Altera Corporation 14 Altera Confidential Example: Motorola 68376 Independent Single Chip Operation n Modules Added Timers 4 timebases Customizable TPU – TPU RAM Counters – Mask ROM PWM – Independent timers – CAN Controller – A-to-D Converter n Applications – Industrial automation – Motor control – Automotive Industrial/Automotive Communications n ASP - $30.00 CAN 2.0B Internal ADC 8 input mux © 2000 Altera Corporation 8 or 10-bit resolution 8 digital outputs 15 Altera Confidential Example: Motorola 68360 n Modules Added Telecommunications Ethernet – DMA Controller Appletalk HDLC – Timers X.25 Frame relay – Communications SDLC Processor FSDLC TDM T1, CEPT, IDL GCI, ISDN n Applications UART Synchronous – Telecom Bisync Multi-drop – LAN SPI Centronics parallel n 8.3 MIPS at 33MHz n ASP - $60.00 Glueless I/F DRAM SRAM EPROM Flash © 2000 Altera Corporation 16 Altera Confidential Embedded Microcontroller Trends n Architectures – 32-bit: Fastest growing – 16-bit: Beginning to displace 8-bit parts • ASP decreasing • Single chip Flash comes in 16-bit parts • Increasing code size requires wider bus – 8-bit: Largest category ($ and units) • Expect volume to decrease as 16-bit parts displace 8-bit n Largest overall growth is in microcontroller-based ASSPs © 2000 Altera Corporation 17 Altera Confidential Microcontroller-Based ASSP / ASIC n OEM customers choose architecture AND implementation – Processor as IP from processor vendor – Processor provided by foundry n Fixed function ASSP – OEM is unaware of processor or has no ability to reprogram © 2000 Altera Corporation 18 Altera Confidential Five-Year Worldwide Microprocessor Forecast Millions of Units 900 Computational 800 Embedded 700 MPU-Based ASSP 600 Source: Dataquest (Feb 2000) 500 400 300 200 100 0 1998 1999 2000 2001 2002 2003 © 2000 Altera Corporation 19 Altera Confidential Altera Solutions © 1999 Altera Corporation 20 Altera Confidential System-On-a-Programmable Chip n Processor core – Range from 8051 to MIPS n Peripherals – Memory I/F – DMA – Serial – Parallel – DSP – Communications n On-chip bus n Customer design © 2000 Altera Corporation 21 Altera Confidential Processor in PLD: Price / Performance Processor / Processor Peripherals Remaining Target Speed Vendor Architecture MIPS Cost Included LE EAB Device Grade Price * 8-uRISC 1 timer, 1 UART, SPI 8-bit 19 $2.58 2053 10 EP1K50 -3 $18.00 VAutomation I2C (EEPROM), P1284 VZ80 8-bit 5 $5.08 2964 12 EP1K100 -3 $25.00 VAutomation C8051 32 GP I/O, 1 serial 8-bit 4 $8.41 2132 9 EP1K100 -3 $25.00 Cast 2 timer/counters, Mem I/F R80515 56 GP I/O, 2 serial 8-bit 28 $11.53 386 10 EP1K100 -3 $25.00 Cast 4 timer/counters, PWM D80530 32 GP I/O, 2 serial 8-bit 6 $12.65 441 9 EP1K100 -3 $25.00 Cast 3 timer/counters LX4180 32-bit RISC 26 $11.10 20320 150 EPF20K400E -3 $125.00 Lexra Xtensa Multiply-Accumulate 32-bit RISC 24 $82.63 6640 29 EPF20K400E -3 $125.00 Tensilica On-Chip Debug LX4280 Multiply-Accumulate 32-bit RISC 36 $123.77 12320 52 EPF20K600E -3 $215.00 Lexra On-Chip Debug LX5280 Dual Multiply-Accumulate 32-bit RISC 36 $132.58 30240 164 EPF20K1000E -3 $400.00 Lexra On-Chip Debug * Budgetary pricing, Q1 2001, 10,000 piece qty © 2000 Altera Corporation 22 Altera Confidential Altera SOPC Example n 8051-Based SOPC – Memory I/F – Serial / Parallel I/O – I2C Interface – 1419 LEs for user design – Cost $17* % of IP LE 1K100 8051 2860 57% On-Chip Bus 400 8% I2C 313 6% Total 3573 72% Remaining 1419 28% * Based on budgetary pricing, Q1 2001, 1K100-3, 10,000 piece qty © 2000 Altera Corporation 23 Altera Confidential Performance by Processor Core Performance (MIPS) 50 40 LX5280 LX4280 30 R80515 ARC Xtensa LX4180 20 V8-uRISC 10 D80530 C8051 VZ80 0 Cast VAutomation ARC Tensilica Lexra © 2000 Altera Corporation 24 Altera Confidential System Design Considerations © 1999 Altera Corporation 25 Altera Confidential Top 10 Embedded MPU Selection Criteria* n Software development tools available . 66.9% n Available I/O . 55.5% n Price . 55.2% n Hardware development tools available . 41.5% n Familiarity with architecture/instruction set . 32.4% n Speed . 31.4% n Code compatibility . 30.8% n Documentation . 29.4% n Company’s reputation . 25.4% n Delivery / response time . 22.4% * Embedded Systems Programming Subscriber Study 5/98 © 2000 Altera Corporation 26 Altera Confidential The Decision Makers/ Influencers n Hardware Engineering n Software Engineering – Designs the hardware – Develops the firmware (PLD, ASIC, system, – Writes the application software etc.) – Considers assembly code to – Builds the boards be “hardware” – May write “bring-up” code – Important criteria – Important criteria • S/W development tools • Peripherals • Processor performance • Processor (MIPS) performance (MIPS) • RTOS (if required) – Peripheral support • Development board © 2000 Altera Corporation 27 Altera Confidential Software Development Tools n High-level language compiler ( C ) n Assembler n Linker n Debugger © 2000 Altera Corporation 28 Altera Confidential Software Tool Flow C source code Assembly Object code Compiler code or Hand tweak Object C Libraries Assembler Code Object Linker code Executable Program © 2000 Altera Corporation 29 Altera Confidential Compiler n Converts high-level language to “object” code (binary) or assembly source code n Compiler is target (processor) specific – Example: C compiler for Motorola 68000 n High level language code is portable – Uses high-level commands that are machine independent n Software libraries are plentiful © 2000 Altera Corporation 30 Altera Confidential Assembler n Converts processor assembly source code to “object” code n Processor specific (not portable) – Uses low-level processor instruction set (MOV, JMP, ADD, etc.) n Provides greatest access to the hardware – Can be hand
Recommended publications
  • Embedded Systeme 11
    B 13908 Elektronik-Magazin für Chip-, Board- & System-Design www.systeme-online.de 11/00 Ausgabe November DM 14,– ÖS 110,– Embedded SFR 14,– Systeme Optimierte Software- Entwicklung Telekom-Strategie übernehmen HA-Systeme für Telekom 99,999 Prozent Verfügbarkeit Echtzeit- Steuerungssysteme Deterministisch im ns-Bereich Besuchen Sie uns auf der Electronica Halle A3, Stand 228 Electronic Embedded Systeme Editorial Embedded-(R-)Evolution Charles Darwin erkannte bei seinen Unter- werden Software, Echtzeitbetriebssysteme suchungen zur Abstammungslehre, die er im und die Weiterentwicklung von Windows CE, 19. Jahrhundert durchführte, dass sich die Embedded NT und Embedded Linux Natur evolutionär weiterentwickelt. Revolu- beschrieben. Der Elektronik-Focus wird zu tionäre Entwicklungssprünge sind in der einem zweiten Schwerpunkt ausgeweitet und Natur selten. Parallelen zur technischen enthält jetzt branchenbezogene Themen zu Weiterentwicklung sind dabei unübersehbar. Embedded-Systemen aus allen Marktberei- So entwickelt sich auch die Technik evolu- chen. Die Rubriken »Markt«, jetzt mit der tionär weiter, das bedeutet, dass neue Pro- regelmäßigen Unterrubrik »Forschung & dukte, Systeme und Verfahren meist verbes- Technologie«, »Titelstory« und »Schwer- serte Varianten ihrer Vorgänger sind. Selbst punkt«, bleiben bestehen. technische »Revolutionen« wie z.B. die Sie als Leser unserer Zeitschrift sind jetzt Erfindung der Planartechnik, des Mikropro- gefragt: Sagen Sie uns Ihre Meinung. Dazu zessors und des Internets sind genau betrach- ist dieser und der nächsten Ausgabe ein Fra- tet Weiterentwicklungen, die allerdings gebogen beigelegt. Sollten Sie diesen Frage- »revolutionäre« Auswirkungen auf die In- bogen nicht mehr in den Heften finden, dustrie haben und völlig neue Chancen und können Sie auch ganz bequem via Internet Märkte eröffnen. An diese neuen Bedingun- (http://www.service-awi.de/leserumfrage) gen müssen sich die beteiligten Firmen – an der Leserumfrage mit Gewinnspiel teil- analog zu den Arten in der Natur – anpassen.
    [Show full text]
  • Local, Compressed
    General Processor Information Copyright 1994-2000 Tom Burd Last Modified: May 2, 2000 (DISCLAIMER: SPEC performance numbers are the highest rated for a given processor version. Actual performance depends on the computer configuration, and may be less, even significantly less than, the numbers given here. Also note that non-italicized numbers may be company esti- mates of perforamnce when actual numbers are not available) SPEC-92 Pipe Cache (i/d) Tec Power (W) Date Bits Clock Units / Vdd M Size Xsistor Processor Source Stages h e (ship) (i/d) (MHz) Issue (V) (mm2) (106) int fp int/ldst/fp kB Assoc (um) t peak typ 5 - - 8086 [vi] 78 v/16 8 - - 1/1 1/1/na - - 5.0 3.0 0.029 10 - - 5 - - 8088 [vi] 79 v/16 1/1 1/1/na - - 5.0 3.0 0.029 8 - - 80186 [vi] 82 v/16 - - 1/1 1/1/na - - 5.0 1.5 6 - - 80286 [vi] 82 v/16 10 - - 1/1 1/1/na - - 5.0 1.5 0.134 12 - - Intel 85 16 x86 1.5 87 20 i386DX [vi] v/32 1/1 - - 5.0 0.275 88 25 6.5 1.9 89 33 8.4 3.0 1.0 2 [vi,41] 88 16 2.4 0.9 1.5 89 20 3.5 1.3 2 i386SX v/32 1/1 4/na/na - - 5.0 0.275 [vi] 89 25 4.6 1.9 1.0 92 33 6.2 3.3 ~2 43 90 20 3.5 1.3 i386SL [vi] v/32 1/1 4/na/na - - 5.0 1.0 2 0.855 91 25 4.6 1.9 SPEC-92 Pipe Cache (i/d) Tec Power (W) Date Bits Clock Units / Vdd M Size Xsistor Processor Source Stages h e (ship) (i/d) (MHz) Issue (V) (mm2) (106) int fp int/ldst/fp kB Assoc (um) t peak typ [vi] 89 25 14.2 6.7 1.0 2 i486DX [vi,45] 90 v/32 33 18.6 8.5 2/1 5/na/5? 8 u.
    [Show full text]
  • Technical Report
    Technical Report Department of Computer Science University of Minnesota 4-192 EECS Building 200 Union Street SE Minneapolis, MN 55455-0159 USA TR 97-030 Hardware and Compiler-Directed Cache Coherence in Large-Scale Multiprocessors by: Lynn Choi and Pen-Chung Yew Hardware and Compiler-Directed Cache Coherence 1n Large-Scale Multiprocessors: Design Considerations and Performance Study1 Lynn Choi Center for Supercomputing Research and Development University of Illinois at Urbana-Champaign 1308 West Main Street Urbana, IL 61801 Email: lchoi@csrd. uiuc. edu Pen-Chung Yew 4-192 EE/CS Building Department of Computer Science University of Minnesota 200 Union Street, SE Minneapolis, MN 55455-0159 Email: [email protected] Abstract In this paper, we study a hardware-supported, compiler-directed (HSCD) cache coherence scheme, which can be implemented on a large-scale multiprocessor using off-the-shelf micro­ processors, such as the Cray T3D. The scheme can be adapted to various cache organizations, including multi-word cache lines and byte-addressable architectures. Several system related issues, including critical sections, inter-thread communication, and task migration have also been addressed. The cost of the required hardware support is minimal and proportional to the cache size. The necessary compiler algorithms, including intra- and interprocedural array data flow analysis, have been implemented on the Polaris parallelizing compiler [33]. From our simulation study using the Perfect Club benchmarks [5], we found that in spite of the conservative analysis made by the compiler, the performance of the proposed HSCD scheme can be comparable to that of a full-map hardware directory scheme. Given its compa­ rable performance and reduced hardware cost, the proposed scheme can be a viable alternative for large-scale multiprocessors such as the Cray T3D, which rely on users to maintain data coherence.
    [Show full text]
  • SMBIOS Specification
    1 2 Document Identifier: DSP0134 3 Date: 2019-10-31 4 Version: 3.4.0a 5 System Management BIOS (SMBIOS) Reference 6 Specification Information for Work-in-Progress version: IMPORTANT: This document is not a standard. It does not necessarily reflect the views of the DMTF or its members. Because this document is a Work in Progress, this document may still change, perhaps profoundly and without notice. This document is available for public review and comment until superseded. Provide any comments through the DMTF Feedback Portal: http://www.dmtf.org/standards/feedback 7 Supersedes: 3.3.0 8 Document Class: Normative 9 Document Status: Work in Progress 10 Document Language: en-US 11 System Management BIOS (SMBIOS) Reference Specification DSP0134 12 Copyright Notice 13 Copyright © 2000, 2002, 2004–2019 DMTF. All rights reserved. 14 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems 15 management and interoperability. Members and non-members may reproduce DMTF specifications and 16 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to 17 time, the particular version and release date should always be noted. 18 Implementation of certain elements of this standard or proposed standard may be subject to third party 19 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations 20 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose, 21 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or 22 inaccurate identification or disclosure of such rights, owners or claimants.
    [Show full text]
  • Xcell Journal Issue 42, Spring 2002
    ISSUE 42, SPRING 2002 XCELL JOURNAL XILINX, INC. Issue 42 Spring 2002 XcellXcelljournaljournal THE AUTHORITATIVE JOURNAL FOR PROGRAMMABLE LOGIC USERS PROGRAMMABLE WORLD 2002 Learn all about thethe newnew Virtex-II Pro FPGAs TECHNOLOGY The PowerPC architecture: a programmer’s view Rocket I/O transceivers offer 3.125 Gbps capability SOFTWARE ISE 4.2i expands design productivity once again New tools for embedded processor software design NEWS Virtex-II receives Product of the Year award CoverCover StoryStory AA revolutionaryrevolutionary breakthroughbreakthrough inin processingprocessing R andand systemsystem design,design, fromfrom XilinxXilinx andand IBMIBM LETTER FROM THE EDITOR Who Are You? What Did You Say? any of you have taken the time to give us your very valuable feedback about how we can con- M tinue to improve this Xcell Journal. After all, it is your journal, and its only purpose is to make your job easier and more productive, while also providing insights into the trends and technologies that are shaping the future of logic design. The overwhelming majority of responses indicated that Xcell is a huge success, often read cover to cover, and then saved for later reference. Thank you! Here’s some of what we learned from our reader survey: • Most of you are design/development engineers (74%), doing digital logic design using FPGAs (88%) and CPLDs (76%), for industrial (38%), networking (35%), data processing (25%), and military (24%) applications, in companies of less than 500 employees (60%). • Your three most popular categories are technical (“how to”) articles, new product announcements, EDITOR IN CHIEF Carlis Collins [email protected] and the product reference guides.
    [Show full text]
  • The Powerpc Macs: Model by Model
    Chapter 13 The PowerPC Macs: Model by Model IN THIS CHAPTER: I The PowerPC chip I The specs for every desktop and portable PowerPC model I What the model numbers mean I Mac clones, PPCP, and the future of PowerPC In March 1994, Apple introduced a completely new breed of Mac — the Power Macintosh. After more than a decade of building Macs around the Motorola 68000, 68020, 68030, and 68040 chips, Apple shifted to a much faster, more powerful microprocessor — the PowerPC chip. From the start, Apple made it clear it was deadly serious about getting these Power Macs into the world; the prices on the original models were low, and prices on the second-generation Power Macs dropped lower still. A well- equipped Power Mac 8500, running at 180 MHz, with 32MB of RAM, a 2 GB hard drive, and a eight-speed CD-ROM drive costs about $500 less than the original Mac SE/30! When the Power Macs were first released, Apple promised that all future Mac models would be based on the PowerPC chip. Although that didn’t immediately prove to be the case — the PowerBook 500 series, the PowerBook 190, and the Quadra 630 series were among the 68040-based machines released after the Power Macs — by the fall of 1996, Macs with four-digit model numbers (PowerPC-based Power Macs, LCs, PowerBooks, and Performas) were the only computers still in production. In less than two years, 429 430 Part II: Secrets of the Machine the Power Mac line has grown to over 45 models.
    [Show full text]
  • A História Da Família Powerpc
    A História da família PowerPC ∗ Flavio Augusto Wada de Oliveira Preto Instituto de Computação Unicamp fl[email protected] ABSTRACT principal atingir a marca de uma instru¸c~ao por ciclo e 300 Este artigo oferece um passeio hist´orico pela arquitetura liga¸c~oes por minuto. POWER, desde sua origem at´eos dias de hoje. Atrav´es deste passeio podemos analisar como as tecnologias que fo- O IBM 801 foi contra a tend^encia do mercado ao reduzir ram surgindo atrav´esdas quatro d´ecadas de exist^encia da dr´asticamente o n´umero de instru¸c~oes em busca de um con- arquitetura foram incorporadas. E desta forma ´eposs´ıvel junto pequeno e simples, chamado de RISC (reduced ins- verificar at´eos dias de hoje como as tend^encias foram segui- truction set computer). Este conjunto de instru¸c~oes elimi- das e usadas. Al´emde poder analisar como as tendencias nava instru¸c~oes redundantes que podiam ser executadas com futuras na ´area de arquitetura de computadores seguir´a. uma combina¸c~ao de outras intru¸c~oes. Com este novo con- junto reduzido, o IBM 801 possuia metade dos circuitos de Neste artigo tamb´emser´aapresentado sistemas computacio- seus contempor^aneos. nais que empregam comercialmente processadores POWER, em especial os videogames, dado que atualmente os tr^es vi- Apesar do IBM 801 nunca ter se tornado um chaveador te- deogames mais vendidos no mundo fazem uso de um chip lef^onico, ele foi o marco de toda uma linha de processadores POWER, que apesar da arquitetura comum possuem gran- RISC que podemos encontrar at´ehoje: a linha POWER.
    [Show full text]
  • PPC600 Family Debugger
    PPC600 Family Debugger TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents ...................................................................................................................... ICD In-Circuit Debugger ................................................................................................................ Processor Architecture Manuals .............................................................................................. PQII, MPC5200, MPC603/7xx, MPC74xx ................................................................................ PPC600 Family Debugger .................................................................................................... 1 Introduction ....................................................................................................................... 5 Brief Overview of Documents for New Users 5 Warning .............................................................................................................................. 6 Signal Level 6 ESD Protection 6 Target Design Requirement/Recommendations ............................................................ 7 General 7 Quick Start ......................................................................................................................... 8 Troubleshooting ................................................................................................................ 10 Problems with Memory Access 11 FAQ ....................................................................................................................................
    [Show full text]
  • Jon Stokes Jon
    Inside the Machine the Inside A Look Inside the Silicon Heart of Modern Computing Architecture Computer and Microprocessors to Introduction Illustrated An Computers perform countless tasks ranging from the business critical to the recreational, but regardless of how differently they may look and behave, they’re all amazingly similar in basic function. Once you understand how the microprocessor—or central processing unit (CPU)— Includes discussion of: works, you’ll have a firm grasp of the fundamental concepts at the heart of all modern computing. • Parts of the computer and microprocessor • Programming fundamentals (arithmetic Inside the Machine, from the co-founder of the highly instructions, memory accesses, control respected Ars Technica website, explains how flow instructions, and data types) microprocessors operate—what they do and how • Intermediate and advanced microprocessor they do it. The book uses analogies, full-color concepts (branch prediction and speculative diagrams, and clear language to convey the ideas execution) that form the basis of modern computing. After • Intermediate and advanced computing discussing computers in the abstract, the book concepts (instruction set architectures, examines specific microprocessors from Intel, RISC and CISC, the memory hierarchy, and IBM, and Motorola, from the original models up encoding and decoding machine language through today’s leading processors. It contains the instructions) most comprehensive and up-to-date information • 64-bit computing vs. 32-bit computing available (online or in print) on Intel’s latest • Caching and performance processors: the Pentium M, Core, and Core 2 Duo. Inside the Machine also explains technology terms Inside the Machine is perfect for students of and concepts that readers often hear but may not science and engineering, IT and business fully understand, such as “pipelining,” “L1 cache,” professionals, and the growing community “main memory,” “superscalar processing,” and of hardware tinkerers who like to dig into the “out-of-order execution.” guts of their machines.
    [Show full text]
  • Table of Contents
    Table of Contents Experiment #0 PC Hardware and Operating System........................................................... 2 Experiment #1 Introduction to Debug and Turbo Debugger ................................................ 7 Experiment #2 Addressing modes and data transfer instructions........................................ 15 Experiment #3 Arithmetic instructions ............................................................................ 23 Experiment #4 Shift and rotate instructions...................................................................... 27 Experiment #5 Using BIOS Services and DOS functions Part 1: Text-based Graphics........ 35 Experiment #6 Using BIOS Services and DOS functions Part 2: Pixel-based Graphics ....... 45 Experiment #7 Introduction to Flight86 Microprocessor Trainer and Application Board ..... 52 Experiment #8 Flight86 Application I – Traffic Lights ................................................ 63 Experiment #9 Flight86 Application II – Motor Control.............................................. 69 Experiment #10 Introduction to the 8051 Microcontroller ............................................. 78 Appendix A – 8051 Instruction Set ............................................................................... 92 Appendix B – 8051 Special Function Registers............................................................ 97 Appendix C - An Introduction to WinLV .................................................................... 98 1 Experiment #0 PC Hardware and Operating Systems Objective: The
    [Show full text]
  • Vasm Assembler System
    vasm assembler system Volker Barthelmann, Frank Wille June 2021 i Table of Contents 1 General :::::::::::::::::::::::::::::::::::::::::: 1 1.1 Introduction ::::::::::::::::::::::::::::::::::::::::::::::::::: 1 1.2 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 1 1.3 Installation :::::::::::::::::::::::::::::::::::::::::::::::::::: 1 2 The Assembler :::::::::::::::::::::::::::::::::: 3 2.1 General Assembler Options ::::::::::::::::::::::::::::::::::::: 3 2.2 Expressions :::::::::::::::::::::::::::::::::::::::::::::::::::: 5 2.3 Symbols ::::::::::::::::::::::::::::::::::::::::::::::::::::::: 7 2.4 Predefined Symbols :::::::::::::::::::::::::::::::::::::::::::: 7 2.5 Include Files ::::::::::::::::::::::::::::::::::::::::::::::::::: 8 2.6 Macros::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 8 2.7 Structures:::::::::::::::::::::::::::::::::::::::::::::::::::::: 8 2.8 Conditional Assembly :::::::::::::::::::::::::::::::::::::::::: 8 2.9 Known Problems ::::::::::::::::::::::::::::::::::::::::::::::: 9 2.10 Credits ::::::::::::::::::::::::::::::::::::::::::::::::::::::: 9 2.11 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 10 3 Standard Syntax Module ::::::::::::::::::::: 13 3.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 13 3.2 Additional options for this module :::::::::::::::::::::::::::: 13 3.3 General Syntax ::::::::::::::::::::::::::::::::::::::::::::::: 13 3.4 Directives ::::::::::::::::::::::::::::::::::::::::::::::::::::: 14 3.5 Known Problems::::::::::::::::::::::::::::::::::::::::::::::
    [Show full text]
  • PSD4000 Series PSD4135G2 Flash In-System-Programmable Peripherals for 16-Bit Mcus
    PSD4000 Series PSD4135G2 Flash In-System-Programmable Peripherals for 16-Bit MCUs November, 2000 Preliminary Information 47280 Kato Road, Fremont, California 94538 Tel: 510-656-5400 Fax: 510-657-8495 800-832-6974 Web Site: http://www.psdst.com E-mail: [email protected] PSD4000 Series PSD4135G2 Flash In-System-Programmable Peripherals for 16-Bit MCUs Table of Contents Introduction ........................................................................................................................................................................................1 In-System Programming (ISP) JTAG .......................................................................................................................................2 In-Application re-Programming (IAP) .......................................................................................................................................2 Key Features......................................................................................................................................................................................3 PSD4000 Family ................................................................................................................................................................................3 Block Diagram....................................................................................................................................................................................4 Architectural Overview .......................................................................................................................................................................5
    [Show full text]