DOCSLIB.ORG

RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018)

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018) RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (built 15th February 2018) CONTENTS I RTEMS CPU Architecture Supplement1 1 Preface 5 2 Port Specific Information7 2.1 CPU Model Dependent Features...........................8 2.1.1 CPU Model Name...............................8 2.1.2 Floating Point Unit..............................8 2.2 Multilibs........................................9 2.3 Calling Conventions.................................. 10 2.3.1 Calling Mechanism.............................. 10 2.3.2 Register Usage................................. 10 2.3.3 Parameter Passing............................... 10 2.3.4 User-Provided Routines............................ 10 2.4 Memory Model..................................... 11 2.4.1 Flat Memory Model.............................. 11 2.5 Interrupt Processing.................................. 12 2.5.1 Vectoring of an Interrupt Handler...................... 12 2.5.2 Interrupt Levels................................ 12 2.5.3 Disabling of Interrupts by RTEMS...................... 12 2.6 Default Fatal Error Processing............................. 14 2.7 Symmetric Multiprocessing.............................. 15 2.8 Thread-Local Storage................................. 16 2.9 CPU counter...................................... 17 2.10 Interrupt Profiling................................... 18 2.11 Board Support Packages................................ 19 2.11.1 System Reset................................. 19 3 ARM Specific Information 21 3.1 CPU Model Dependent Features........................... 22 3.1.1 CPU Model Name............................... 22 3.1.2 Count Leading Zeroes Instruction...................... 22 3.1.3 Floating Point Unit.............................. 22 3.2 Multilibs........................................ 23 3.3 Calling Conventions.................................. 24 3.4 Memory Model..................................... 25 3.5 Interrupt Processing.................................. 26 3.5.1 Interrupt Levels................................ 26 3.5.2 Interrupt Stack................................ 26 i 3.6 Default Fatal Error Processing............................. 27 3.7 Symmetric Multiprocessing.............................. 28 3.8 Thread-Local Storage................................. 29 4 Atmel AVR Specific Information 31 4.1 CPU Model Dependent Features........................... 32 4.1.1 Count Leading Zeroes Instruction...................... 32 4.2 Calling Conventions.................................. 33 4.2.1 Processor Background............................ 33 4.2.2 Register Usage................................. 33 4.2.3 Parameter Passing............................... 33 4.3 Memory Model..................................... 34 4.4 Interrupt Processing.................................. 35 4.4.1 Vectoring of an Interrupt Handler...................... 35 4.4.2 Disabling of Interrupts by RTEMS...................... 35 4.4.3 Interrupt Stack................................ 35 4.5 Default Fatal Error Processing............................. 36 4.6 Symmetric Multiprocessing.............................. 37 4.7 Thread-Local Storage................................. 38 4.8 Board Support Packages................................ 39 4.8.1 System Reset................................. 39 5 Blackfin Specific Information 41 5.1 CPU Model Dependent Features........................... 42 5.1.1 Count Leading Zeroes Instruction...................... 42 5.2 Calling Conventions.................................. 43 5.2.1 Processor Background............................ 43 5.2.2 Register Usage................................. 43 5.2.3 Parameter Passing............................... 43 5.3 Memory Model..................................... 44 5.4 Interrupt Processing.................................. 45 5.4.1 Vectoring of an Interrupt Handler...................... 45 5.4.2 Disabling of Interrupts by RTEMS...................... 45 5.4.3 Interrupt Stack................................ 45 5.5 Default Fatal Error Processing............................. 46 5.6 Symmetric Multiprocessing.............................. 47 5.7 Thread-Local Storage................................. 48 5.8 Board Support Packages................................ 49 5.8.1 System Reset................................. 49 6 Epiphany Specific Information 51 6.1 Calling Conventions.................................. 52 6.1.1 Floating Point Unit.............................. 52 6.2 Memory Model..................................... 53 6.3 Interrupt Processing.................................. 54 6.3.1 Interrupt Levels................................ 54 6.3.2 Interrupt Stack................................ 54 6.4 Default Fatal Error Processing............................. 55 6.5 Symmetric Multiprocessing.............................. 56 7 Intel/AMD x86 Specific Information 57 7.1 CPU Model Dependent Features........................... 58 ii 7.1.1 bswap Instruction............................... 58 7.2 Calling Conventions.................................. 59 7.2.1 Processor Background............................ 59 7.2.2 Calling Mechanism.............................. 59 7.2.3 Register Usage................................. 59 7.2.4 Parameter Passing............................... 59 7.3 Memory Model..................................... 60 7.3.1 Flat Memory Model.............................. 60 7.4 Interrupt Processing.................................. 61 7.4.1 Vectoring of Interrupt Handler........................ 61 7.4.2 Interrupt Stack Frame............................ 61 7.4.3 Interrupt Levels................................ 61 7.4.4 Interrupt Stack................................ 61 7.5 Default Fatal Error Processing............................. 62 7.6 Symmetric Multiprocessing.............................. 63 7.7 Thread-Local Storage................................. 64 7.8 Board Support Packages................................ 65 7.8.1 System Reset................................. 65 7.8.2 Processor Initialization............................ 65 8 Lattice Mico32 Specific Information 67 8.1 CPU Model Dependent Features........................... 68 8.2 Register Architecture................................. 69 8.3 Calling Conventions.................................. 70 8.3.1 Calling Mechanism.............................. 70 8.3.2 Register Usage................................. 70 8.3.3 Parameter Passing............................... 70 8.4 Memory Model..................................... 71 8.5 Interrupt Processing.................................. 72 8.6 Default Fatal Error Processing............................. 73 8.7 Symmetric Multiprocessing.............................. 74 8.8 Thread-Local Storage................................. 75 8.9 Board Support Packages................................ 76 8.9.1 System Reset................................. 76 9 Renesas M32C Specific Information 77 9.1 Symmetric Multiprocessing.............................. 78 9.2 Thread-Local Storage................................. 79 10 M68xxx and Coldfire Specific Information 81 10.1 CPU Model Dependent Features........................... 82 10.1.1 BFFFO Instruction.............................. 82 10.1.2 Vector Base Register............................. 82 10.1.3 Separate Stacks................................ 82 10.1.4 Pre-Indexing Address Mode......................... 82 10.1.5 Extend Byte to Long Instruction....................... 82 10.2 Calling Conventions.................................. 83 10.2.1 Calling Mechanism.............................. 83 10.2.2 Register Usage................................. 83 10.2.3 Parameter Passing............................... 83 10.3 Memory Model..................................... 84 10.4 Interrupt Processing.................................. 85 iii 10.4.1 Vectoring of an Interrupt Handler...................... 85 10.4.1.1 Models Without Separate Interrupt Stacks............. 85 10.4.1.2 Models With Separate Interrupt Stacks............... 85 10.4.2 CPU Models Without VBR and RAM at 0.................. 85 10.4.3 Interrupt Levels................................ 86 10.5 Default Fatal Error Processing............................. 87 10.6 Symmetric Multiprocessing.............................. 88 10.7 Thread-Local Storage................................. 89 10.8 Board Support Packages................................ 90 10.8.1 System Reset................................. 90 10.8.2 Processor Initialization............................ 90 11 Xilinx MicroBlaze Specific Information 91 11.1 Symmetric Multiprocessing.............................. 92 11.2 Thread-Local Storage................................. 93 12 MIPS Specific Information 95 12.1 CPU Model Dependent Features........................... 96 12.1.1 Another Optional Feature.......................... 96 12.2 Calling Conventions.................................. 97 12.2.1 Processor Background............................ 97 12.2.2 Calling Mechanism.............................. 97 12.2.3 Register Usage................................. 97 12.2.4 Parameter Passing............................... 97 12.3 Memory Model..................................... 98 12.3.1 Flat Memory Model.............................. 98 12.4 Interrupt Processing.................................. 99 12.4.1 Vectoring of an Interrupt Handler...................... 99 12.4.2 Interrupt Levels................................ 99 12.5 Default Fatal Error Processing............................. 100 12.6 Symmetric Multiprocessing.............................
Load more

Recommended publications
  • 12 Questions To... Natami Team - Part 1
    12 questions to... Natami Team - part 1 Banter (c) Polski Portal Amigowy (www.ppa.pl) Today I will tell you about something unique. I will present you the latest 68k CPU! You may wonder... What actually is N68050? The N68050 (N050) is a new 68k family processor developed by the Natami Team. It runs inside the FPGA together with the Natami chipset. The 050 is the first revision of our 68k CPU architecture. Further on, we will extend the architecture to the N68050E and later the N68070 specification. The N68050 softcore will be the default CPU of the Natami system. But if the user wants to, he could also get a separate CPU card with a physical 68060 for his Natami system, connected to the mainboard over the SyncZorro bus. The development history of the N68050 core. One could say it started in 1998, when Gunnar tried to write his first 68k softcore. But FPGAs were unfortunately too small to accomplish this task back then. The actual development of the Natami softcore started two years ago, after we dismissed Coldfire as a possible CPU for the Natami. Coldfire was interesting, but our testing and estimates showed us that solving it with our own softcore is even better. The first "N68070" softcore design idea was similar to a crossbreed of 68000 and Coldfire. Our first concept was to use a pipeline similar to the Coldfire V3 pipeline. To improve performance we changed this and reworked the pipeline to be longer. Our goal for the softcore was to reach a higher clockrate and to be in all regards better than the original Motorola 68060 clocked at the same speed.
    [Show full text]
  • Field Programmable Gate Arrays with Hardwired Networks on Chip
    Field Programmable Gate Arrays with Hardwired Networks on Chip PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Delft, op gezag van de Rector Magnificus prof. ir. K.C.A.M. Luyben, voorzitter van het College voor Promoties, in het openbaar te verdedigen op dinsdag 6 november 2012 om 15:00 uur door MUHAMMAD AQEEL WAHLAH Master of Science in Information Technology Pakistan Institute of Engineering and Applied Sciences (PIEAS) geboren te Lahore, Pakistan. Dit proefschrift is goedgekeurd door de promotor: Prof. dr. K.G.W. Goossens Copromotor: Dr. ir. J.S.S.M. Wong Samenstelling promotiecommissie: Rector Magnificus voorzitter Prof. dr. K.G.W. Goossens Technische Universiteit Eindhoven, promotor Dr. ir. J.S.S.M. Wong Technische Universiteit Delft, copromotor Prof. dr. S. Pillement Technical University of Nantes, France Prof. dr.-Ing. M. Hubner Ruhr-Universitat-Bochum, Germany Prof. dr. D. Stroobandt University of Gent, Belgium Prof. dr. K.L.M. Bertels Technische Universiteit Delft Prof. dr.ir. A.J. van der Veen Technische Universiteit Delft, reservelid ISBN: 978-94-6186-066-8 Keywords: Field Programmable Gate Arrays, Hardwired, Networks on Chip Copyright ⃝c 2012 Muhammad Aqeel Wahlah All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without permission of the author. Printed in The Netherlands Acknowledgments oday when I look back, I find it a very interesting journey filled with different emotions, i.e., joy and frustration, hope and despair, and T laughter and sadness.
    [Show full text]
  • Historical Perspective and Further Reading 162.E1
    2.21 Historical Perspective and Further Reading 162.e1 2.21 Historical Perspective and Further Reading Th is section surveys the history of in struction set architectures over time, and we give a short history of programming languages and compilers. ISAs include accumulator architectures, general-purpose register architectures, stack architectures, and a brief history of ARMv7 and the x86. We also review the controversial subjects of high-level-language computer architectures and reduced instruction set computer architectures. Th e history of programming languages includes Fortran, Lisp, Algol, C, Cobol, Pascal, Simula, Smalltalk, C+ + , and Java, and the history of compilers includes the key milestones and the pioneers who achieved them. Accumulator Architectures Hardware was precious in the earliest stored-program computers. Consequently, computer pioneers could not aff ord the number of registers found in today’s architectures. In fact, these architectures had a single register for arithmetic instructions. Since all operations would accumulate in one register, it was called the accumulator , and this style of instruction set is given the same name. For example, accumulator Archaic EDSAC in 1949 had a single accumulator. term for register. On-line Th e three-operand format of RISC-V suggests that a single register is at least two use of it as a synonym for registers shy of our needs. Having the accumulator as both a source operand and “register” is a fairly reliable indication that the user the destination of the operation fi lls part of the shortfall, but it still leaves us one has been around quite a operand short. Th at fi nal operand is found in memory.
    [Show full text]
  • Lecture 1: Course Introduction G Course Organization G Historical Overview G Computer Organization G Why the MC68000? G Why Assembly Language?
    Lecture 1: Course introduction g Course organization g Historical overview g Computer organization g Why the MC68000? g Why assembly language? Microprocessor-based System Design 1 Ricardo Gutierrez-Osuna Wright State University Course organization g Grading Instructor n Exams Ricardo Gutierrez-Osuna g 1 midterm and 1 final Office: 401 Russ n Homework Tel:775-5120 g 4 problem sets (not graded) [email protected] n Quizzes http://www.cs.wright.edu/~rgutier g Biweekly Office hours: TBA n Laboratories g 5 Labs Teaching Assistant g Grading scheme Mohammed Tabrez Office: 339 Russ [email protected] Weight (%) Office hours: TBA Quizes 20 Laboratory 40 Midterm 20 Final Exam 20 Microprocessor-based System Design 2 Ricardo Gutierrez-Osuna Wright State University Course outline g Module I: Programming (8 lectures) g MC68000 architecture (2) g Assembly language (5) n Instruction and addressing modes (2) n Program control (1) n Subroutines (2) g C language (1) g Module II: Peripherals (9) g Exception processing (1) g Devices (6) n PI/T timer (2) n PI/T parallel port (2) n DUART serial port (1) g Memory and I/O interface (1) g Address decoding (2) Microprocessor-based System Design 3 Ricardo Gutierrez-Osuna Wright State University Brief history of computers GENERATION FEATURES MILESTONES YEAR NOTES Asia Minor, Abacus 3000BC Only replaced by paper and pencil Mech., Blaise Pascal, Pascaline 1642 Decimal addition (8 decimal figs) Early machines Electro- Charles Babbage Differential Engine 1823 Steam powered (3000BC-1945) mech. Herman Hollerith,
    [Show full text]
  • Motorola 68000 Opcodes
    Motorola 68000 CPU Opcodes Mnemonic Size Single Effective Address Operation Word Data Mnemonic Size Single Effective Address Operation Word Data Addressing Mode Format M Xn ORI to CCR B 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 B I RTE 0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 Data register Dn 0 0 0 reg ORI to SR W 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 W I RTS 0 1 0 0 1 1 1 0 0 1 1 1 0 1 0 1 Address register An 0 0 1 reg ORI B W L 0 0 0 0 0 0 0 0 S M Xn I TRAPV 0 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 Address (An) 0 1 0 reg ANDI to CCR B 0 0 0 0 0 0 1 0 0 0 1 1 1 1 0 0 B I RTR 0 1 0 0 1 1 1 0 0 1 1 1 0 1 1 1 Address with Postincrement (An)+ 0 1 1 reg ANDI to SR W 0 0 0 0 0 0 1 0 0 1 1 1 1 1 0 0 W I JSR 0 1 0 0 1 1 1 0 1 0 M Xn Address with Predecrement -(An) 1 0 0 reg ANDI B W L 0 0 0 0 0 0 1 0 S M Xn I JMP 0 1 0 0 1 1 1 0 1 1 M Xn Address with Displacement (d16, An) 1 0 1 reg SUBI B W L 0 0 0 0 0 1 0 0 S M Xn I MOVEM W L 0 1 0 0 1 D 0 0 1 S M Xn W M Address with Index (d8, An, Xn) 1 1 0 reg ADDI B W L 0 0 0 0 0 1 1 0 S M Xn I LEA L 0 1 0 0 An 1 1 1 M Xn Program Counter with Displacement (d16, PC) 1 1 1 0 1 0 EORI to CCR B 0 0 0 0 1 0 1 0 0 0 1 1 1 1 0 0 B I CHK W 0 1 0 0 Dn 1 1 0 M Xn Program Counter with Index (d8, PC, Xn) 1 1 1 0 1 1 EORI to SR W 0 0 0 0 1 0 1 0 0 1 1 1 1 1 0 0 W I ADDQ B W L 0 1 0 1 Data 0 S M Xn Absolute Short (xxx).W 1 1 1 0 0 0 EORI B W L 0 0 0 0 1 0 1 0 S M Xn I SUBQ B W L 0 1 0 1 Data 1 S M Xn Absolute Long (xxx).L 1 1 1 0 0 1 CMPI B W L 0 0 0 0 1 1 0 0 S M Xn I Scc B 0 1 0 1 Condition 1 1 M Xn Immediate #imm 1 1 1 1 0 0 BTST B L 0 0 0 0 1 0 0
    [Show full text]
  • Computer Architectures
    Computer Architectures Motorola 68000, 683xx a ColdFire – CISC CPU Principles Demonstrated Czech Technical University in Prague, Faculty of Electrical Engineering AE0B36APO Computer Architectures Ver.1.10 1 Original Desktop/Workstation 680X0 Feature 68000 'EC000 68010 68020 68030 68040 68060 Data bus 16 8/16 16 8/16/32 8/16/32 32 32 Addr bus 23 23 23 32 32 32 32 Misaligned Addr - - - Yes Yes Yes Yes Virtual memory - - Yes Yes Yes Yes Yes Instruct Cache - - 3 256 256 4096 8192 Data Cache - - - - 256 4096 8192 Memory manager 68451 or 68851 68851 Yes Yes Yes ATC entries - - - - 22 64/64 64/64 FPU interface - - - 68881 or 68882 Internal FPU built-in FPU - - - - - Yes Yes Burst Memory - - - - Yes Yes Yes Bus Cycle type asynchronous both synchronous Data Bus Sizing - - - Yes Yes use 68150 Power (watts) 1.2 0.13-0.26 0.13 1.75 2.6 4-6 3.9-4.9 at frequency of 8.0 8-16 8 16-25 16-50 25-40 50-66 MIPS/kDhryst. 1.2/2.1 2.5/4.3 6.5/11 14/23 35/60 100/300 Transistors 68k 84k 190k 273k 1,170k 2,500k Introduction 1979 1982 1984 1987 1991 1994 AE0B36APO Computer Architectures 2 M68xxx/CPU32/ColdFire – Basic Registers Set 31 16 15 8 7 0 User programming D0 D1 model registers D2 D3 DATA REGISTERS D4 D5 D6 D7 16 15 0 A0 A1 A2 A3 ADDRESS REGISTERS A4 A5 A6 16 15 0 A7 (USP) USER STACK POINTER 0 PC PROGRAM COUNTER 15 8 7 0 0 CCR CONDITION CODE REGISTER 31 16 15 0 A7# (SSP) SUPERVISOR STACK Supervisor/system POINTER 15 8 7 0 programing model (CCR) SR STATUS REGISTER 31 0 basic registers VBR VECTOR BASE REGISTER 31 3 2 0 SFC ALTERNATE FUNCTION DFC CODE REGISTERS AE0B36APO Computer Architectures 3 Status Register – Conditional Code Part USER BYTE SYSTEM BYTE (CONDITION CODE REGISTER) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 T1 T0 S 0 0 I2 I1 I0 0 0 0 X N Z V C TRACE INTERRUPT EXTEND ENABLE PRIORITY MASK NEGATIVE SUPERVISOR/USER ZERO STATE OVERFLOW CARRY ● N – negative ..
    [Show full text]
  • Designing PCI Cards and Drivers for Power Macintosh Computers
    Designing PCI Cards and Drivers for Power Macintosh Computers Revised Edition Revised 3/26/99 Technical Publications © Apple Computer, Inc. 1999 Apple Computer, Inc. Adobe, Acrobat, and PostScript are Even though Apple has reviewed this © 1995, 1996 , 1999 Apple Computer, trademarks of Adobe Systems manual, APPLE MAKES NO Inc. All rights reserved. Incorporated or its subsidiaries and WARRANTY OR REPRESENTATION, EITHER EXPRESS OR IMPLIED, WITH No part of this publication may be may be registered in certain RESPECT TO THIS MANUAL, ITS reproduced, stored in a retrieval jurisdictions. QUALITY, ACCURACY, system, or transmitted, in any form America Online is a service mark of MERCHANTABILITY, OR FITNESS or by any means, mechanical, Quantum Computer Services, Inc. FOR A PARTICULAR PURPOSE. AS A electronic, photocopying, recording, Code Warrior is a trademark of RESULT, THIS MANUAL IS SOLD “AS or otherwise, without prior written Metrowerks. IS,” AND YOU, THE PURCHASER, ARE permission of Apple Computer, Inc., CompuServe is a registered ASSUMING THE ENTIRE RISK AS TO except to make a backup copy of any trademark of CompuServe, Inc. ITS QUALITY AND ACCURACY. documentation provided on Ethernet is a registered trademark of CD-ROM. IN NO EVENT WILL APPLE BE LIABLE Xerox Corporation. The Apple logo is a trademark of FOR DIRECT, INDIRECT, SPECIAL, FrameMaker is a registered Apple Computer, Inc. INCIDENTAL, OR CONSEQUENTIAL trademark of Frame Technology Use of the “keyboard” Apple logo DAMAGES RESULTING FROM ANY Corporation. (Option-Shift-K) for commercial DEFECT OR INACCURACY IN THIS purposes without the prior written Helvetica and Palatino are registered MANUAL, even if advised of the consent of Apple may constitute trademarks of Linotype-Hell AG possibility of such damages.
    [Show full text]
  • The Mc68020 32-Bit Microprocessor by Paul F
    NEW C HIPS THE MC68020 32-BIT MICROPROCESSOR BY PAUL F. GROEPLER AND JAMES KENNEDY The latest member of Motorola's 68000 family includes on-board cache and virtual memory THE MC68020, the newest addition to the chip managers. They control inter- ate control for the micromachine. the Motorola M68000 family of micro- nal buses, registers, and the execution The instruction prefetch and decode processors, is a full 32-bit processor unit. unit fetches and decodes an instruc- with separate 32-bit data and address The execution unit contains the pro- tion for execution by the execution buses, an on-board instruction cache, gram counter (PC), the address, and unit. The prefetch is a three-word- dynamic bus sizing, and a coproces- the data . The PC section calculates in- deep on-chip instruction store. It elim- sor interface. It is object-code com- struction addresses and manages inates the need for the processor to patible with the earlier members of pointers. The address section calcu- sequentially fetch an instruction from the M68000 family but has new ad- lates operand addresses and stores external memory, decode and ex- dressing modes in support of high- the registers available to the user. The ecute it, and fetch another. level languages. data section performs all data opera- Instead, because of the sequential The MC68020 is an HCMOS (high- tions, such as immediate data value nature of instruction accesses, the speed complementary metal-oxide moves . It also contains the barrel prefetch can anticipate the next ac- semiconductor) microprocessor with shifter, which performs one-cycle cess and make it before it is needed.
    [Show full text]
  • Ti® Macintosh® SE/30
    n 11acll1tosh®SE/30 Owner's Guide - ti®Macintosh ®SE /30 Owner's Guide - - - - - - ti APPLE COMPUTER, INC. This manual and lhe software described in it are copyrighted, with all rights reserved. Under the copyright laws, lhis manual or the software may not be copied, in whole or part, without written consent of Apple, except in lhe normal use of the software or to make a backup copy of the software. The same proprietary and copyright notices must be affLxed to any permitted copies as were affiXed to the original. This exception does not allow copies to be made for others, whether or not sold, but all of the material purchased (with all backup copies) may be sold, given, or loaned to another person. Under the law, copying includes translating into another language or format. You may use the software on any computer owned by you, but extra copies cannot be made for this purpose. © Apple Computer, Inc., 1988 Linotronic is a registered trademark of 20525 Mariani Avenue Linotype Co. Cupertino, CA 95014 (408) 996-1010 Microsoft and MS-DOS are registered trademarks of Microsoft Corporation. Apple, the Apple logo, AppleCare, NuBus is a trademark of Texas Applelink, AppleTalk. A/UX, Instruments. HyperCard , Im:~geW rit e r , LaserWriter, MacApp, Macintosh, OS/2 is a trademark of International and SANE arc registered trademarks Business Machines Corporation. of Apple Computer, Inc. POSTSCRI PT is a registered trademark, APDA, AppleCD SC, Apple Desktop and Illustrator is a trademark, of Bus, AppleFax, EtherTalk, FDHD, Adobe Systems Incorporated. Finder, LocalTalk, and MPW are UNIX is a registered trademark of trademarks of Apple Computer, Inc.
    [Show full text]
  • University Of
    Software Coherence in Multiprocessor Memory Systems William Joseph Bolosky Technical Report 456 May 1993 [NASA-CR-1946961 SQFTWARE N94-21232 COHERENCE IN MULTIPROCESSOR HEMDRY SYSTEMS Ph-O, Thesis <Rockester btniv,) 3.57 p tint 1 as UNIVERSITY OF COMPUTER SCIENCE Software Coherence in Multiprocessor Memory Systems by William Joseph Bolosky Submitted in Partial Fulfillment of the Requirements for the Degree DOCTOR OF PHILOSOPHY Supervised by Professor Michael L. Scott Department of Computer Science College of Arts and Science University of Rochester Rochester, New York 1993 11 To R. R. Camp III Curriculum Vitae William J. Bolosky was born in on He attended California State College in California, Pennsylvania from 1977 through 1983. He completed a Bachelor's degree with Univerity Honors in Mathematics at Carnegie-Mellon University in 1986. After working as a research staff member with Carnegie-Mellon's Mach project, he began graduate studies at the University of Rochester in the fall of 1987, studying Computer Science under Professor Michael 1. Scott. In 1989, he received a Masters of Science in Computer Science from the University of Rochester. In 1992, he accepted a position as a Researcher with the Microsoft corporation in Redmond, WA. He received a Sproull Fellowship for graduate studies at the University of Rochester in 1987, and a DARPA/NASA Fellowship in Parallel Processing in 1991. lV - Acknow ledgments While my name is the only one listed as the author of this document, it is - hardly the case that all the work described herein is mine alone. Rather, the bulk of this dissertation is derived from work published jointly with others.
    [Show full text]
  • IT Acronyms.Docx
    List of computing and IT abbreviations /.—Slashdot 1GL—First-Generation Programming Language 1NF—First Normal Form 10B2—10BASE-2 10B5—10BASE-5 10B-F—10BASE-F 10B-FB—10BASE-FB 10B-FL—10BASE-FL 10B-FP—10BASE-FP 10B-T—10BASE-T 100B-FX—100BASE-FX 100B-T—100BASE-T 100B-TX—100BASE-TX 100BVG—100BASE-VG 286—Intel 80286 processor 2B1Q—2 Binary 1 Quaternary 2GL—Second-Generation Programming Language 2NF—Second Normal Form 3GL—Third-Generation Programming Language 3NF—Third Normal Form 386—Intel 80386 processor 1 486—Intel 80486 processor 4B5BLF—4 Byte 5 Byte Local Fiber 4GL—Fourth-Generation Programming Language 4NF—Fourth Normal Form 5GL—Fifth-Generation Programming Language 5NF—Fifth Normal Form 6NF—Sixth Normal Form 8B10BLF—8 Byte 10 Byte Local Fiber A AAT—Average Access Time AA—Anti-Aliasing AAA—Authentication Authorization, Accounting AABB—Axis Aligned Bounding Box AAC—Advanced Audio Coding AAL—ATM Adaptation Layer AALC—ATM Adaptation Layer Connection AARP—AppleTalk Address Resolution Protocol ABCL—Actor-Based Concurrent Language ABI—Application Binary Interface ABM—Asynchronous Balanced Mode ABR—Area Border Router ABR—Auto Baud-Rate detection ABR—Available Bitrate 2 ABR—Average Bitrate AC—Acoustic Coupler AC—Alternating Current ACD—Automatic Call Distributor ACE—Advanced Computing Environment ACF NCP—Advanced Communications Function—Network Control Program ACID—Atomicity Consistency Isolation Durability ACK—ACKnowledgement ACK—Amsterdam Compiler Kit ACL—Access Control List ACL—Active Current
    [Show full text]
  • The Cortex-M Series: Hardware and Software
    The Cortex-M Chapter Series: Hardware 2 and Software Introduction In this chapter the real-time DSP platform of primary focus for the course, the Cortex M4, will be introduced and explained. in terms of hardware, software, and development environments. Beginning topics include: • ARM Architectures and Processors – What is ARM Architecture – ARM Processor Families – ARM Cortex-M Series – Cortex-M4 Processor – ARM Processor vs. ARM Architectures • ARM Cortex-M4 Processor – Cortex-M4 Processor Overview – Cortex-M4 Block Diagram – Cortex-M4 Registers ECE 5655/4655 Real-Time DSP 2–1 Chapter 2 • The Cortex-M Series: Hardware and Software What is ARM Architecture • ARM architecture is a family of RISC-based processor archi- tectures – Well-known for its power efficiency; – Hence widely used in mobile devices, such as smart phones and tablets – Designed and licensed to a wide eco-system by ARM • ARM Holdings – The company designs ARM-based processors; – Does not manufacture, but licenses designs to semiconduc- tor partners who add their own Intellectual Property (IP) on top of ARM’s IP, fabricate and sell to customers; – Also offer other IP apart from processors, such as physical IPs, interconnect IPs, graphics cores, and development tools 2–2 ECE 5655/4655 Real-Time DSP ARM Processor Families ARM Processor Families • Cortex-A series (Application) Cortex-A57 Cortex-A53 – High performance processors Cortex-A15 Cortex-A9 Cortex-A Cortex-A8 capable of full Operating Sys- Cortex-A7 Cortex-A5 tem (OS) support; Cortex-R7 Cortex-R5 Cortex-R – Applications include smart- Cortex-R4 Cortex-M4 New!: Cortex-M7, Cortex-M33 phones, digital TV, smart Cortex-M3 Cortex-M1 Cortex-M Cortex-M0+ books, home gateways etc.
    [Show full text]