DOCSLIB.ORG

12 Questions To... Natami Team - Part 1

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
12 Questions To... Natami Team - Part 1 12 questions to... Natami Team - part 1 Banter (c) Polski Portal Amigowy (www.ppa.pl) Today I will tell you about something unique. I will present you the latest 68k CPU! You may wonder... What actually is N68050? The N68050 (N050) is a new 68k family processor developed by the Natami Team. It runs inside the FPGA together with the Natami chipset. The 050 is the first revision of our 68k CPU architecture. Further on, we will extend the architecture to the N68050E and later the N68070 specification. The N68050 softcore will be the default CPU of the Natami system. But if the user wants to, he could also get a separate CPU card with a physical 68060 for his Natami system, connected to the mainboard over the SyncZorro bus. The development history of the N68050 core. One could say it started in 1998, when Gunnar tried to write his first 68k softcore. But FPGAs were unfortunately too small to accomplish this task back then. The actual development of the Natami softcore started two years ago, after we dismissed Coldfire as a possible CPU for the Natami. Coldfire was interesting, but our testing and estimates showed us that solving it with our own softcore is even better. The first "N68070" softcore design idea was similar to a crossbreed of 68000 and Coldfire. Our first concept was to use a pipeline similar to the Coldfire V3 pipeline. To improve performance we changed this and reworked the pipeline to be longer. Our goal for the softcore was to reach a higher clockrate and to be in all regards better than the original Motorola 68060 clocked at the same speed. Our first CPU revision is the N68050, which is currently pretty much feature complete. The N68050 is a pre-stage to the N68070 which only one integer pipeline. To make this difference clear we downgraded the number. The early and totally untuned alpha version of the N68050 ran with 55 MHz, which was not to bad at all. Pretty soon afterward we reached 100 MHz and there was still some room for improvement within the current FPGA we had. With the faster and bigger FPGA of the current Natami board, we will obviously be able to make it even faster. This is the power of the FPGA. The work on N68050 consisted of many different aspects like fixing the branch acceleration, rewriting the instruction cache, as well as doing test-cases. It was only possible thanks to very passionate people! We estimate that a softcore running at 300 MHz may well be possible for a low priced system in a few years, using upcoming FPGA technology. Now you may ask... How is the compatibility of N68050? Will more games run on N68050 than 040/060 and why? The aim is to have betterwww.ppa.pl compatibility than both 68040 and 68060. The 040 and 060 have a few minor (and two major) reasons for incompatibility with older 68K code. For example: * The 040 and 060 can not handle "bad" self-modifying code that well. We can fix most of the "bad code" by doing internal cache snooping. * The 060 did leave some 68K instructions away. This is easy to fix by re-adding these instructions. What are the advantages of N68050 over 040/060? Strona 1 12 questions to... Natami Team - part 1 Banter (c) Polski Portal Amigowy (www.ppa.pl) * Better memory performance * Bigger CPU cache * Higher clockrates possible * Higher CPU bandwidth, able to load more and longer instructions per clock * Therefore instructions length becomes insignificant for performance * Many complex EA modes are executed for free = faster than the 68040. * Most instructions are executed in 1 clock. * Divide is faster than 68040 and 68060 * New feature: The ability to "fuse" two instructions together to execute in 1 clock * New feature: The ability to fuse a BCC that skips one instruction with that instruction thus removing many mispredicted branches. * New feature: The ability to highly accelerate subroutine calls. Calling subroutines becomes nearly free. * New feature: The ability to accelerate calculated jumps * New feature: The ability to detect memory stream and being able to do prefetching What is the expected performance of N68050 vs. a stock 020/060. Is it any faster thanks to the new memory and low latency? Our performance expectations are high. The performance is to be better than all classic Amigas. The performance of a CPU can be looked at in so many different aspects: You have code-flow instructions, memory performance, arithmetic performance. Then you have performance of code fitting in the cache and performance of code not fitting in the cache. The variance of possible algorithms makes it difficult to express a whole CPU performance in a single number. The N68050 comes with many improvements which improve different instructions and algorithms types. If you want a single number, then according to our internal Sysinfo tests, the first N68050 release scores are comparable to a 500 MHz Motorola 68030. We are proud of this score and eager to make it even better with time. Back in the good, old days I would just have loved to have a 500 MHz 68030! Now my dream is coming true with Natami. If you have a CPU like a 68030 at 500 MHz then this is fast and swift for Amiga - do not forget that even more power comes from the Natami improved multimedia cores! N68050 is under our control, and if we realize that we need instruction XYZ to be better - then we can just add it. We have control over bus width and speed. More importantly, N68050 will have a 64bit memory interface. With today's affordable FPGAs we will reach around 133 MHz with the N050... But in 2-3 years, the story will be different. FPGA technology is evolving all the time. www.ppa.pl What are the future of your 68k softcores (N68050, N68070)? We plan for different N68050 releases. We want to enhance the CPU with every release and add more features. Our initial N68050 release is a very fast and powerful 68K integer CPU. We plan to add more integer pipelines and also add an enhanced 68K FPU in the coming releases. Later on we move to superscalar with N68070. When new, improved and faster FPGAs hit the market our work on N070 will be even more exciting! Strona 2 12 questions to... Natami Team - part 1 Banter (c) Polski Portal Amigowy (www.ppa.pl) What about your 68k softcores and FPUs? What about Amiga FPU compatibility? We have room allocated in the CPU design to include the FPU. We target 100% Motorola FPU compability but also enhanced performance. We believe that we can create a FPU significant faster than any existing 68K FPU. We have such a working prototype already. Its still a long way to go to finish it, though so please bear with us here. Can I run the softcore now? How done is it really? Our CPU team have been designing the softcore CPU on a FPGA development platform in parallel with Thomas Hirschs design of the Natami MX board. When the Natami boards are in production, some time will of course be needed to implement and test the softcore in Natami - this development stage still remains. During this time, we have Motorola 68060 boards to sell for people who want to get their hands on a working Natami system as fast as possible. This is why do offer both a softcore CPU and a silicon Motorola 68060 CPU to the Natami users. We want to provide the users with a choice. There may be many reasons you want to run a physical 68060 CPU in your system. You might need it as a developer for compatibility testing, or you might need it to run another OS than AmigaOS. Or, you might just prefer running the same CPU as you had running in your old Amiga. We are currently developing the Natami chipset using the 68060 card. What happens to the 68060 on the CPU card after downloading N050 softcore? The 68060 is not really obsolete then. It could still be used as "sidekick". This means if you for example surf the internet with AWeb or Netsurf - the jpegs could be "handed" over to the 68060 for unpacking. This is basically the same as how the PowerPC was used as an assisting processor in PowerUp? Amiga systems. As you might know the Cyberstorm PowerPC card did come with a 68060 CPU plus PowerPC. Amiga OS and 99% of the applications ran on the 68060. The PowerPC was mostly only used to "outsource" JPEG, MP3 and other kinds of datatype decoding to it. Basically, we plan to do it just the same way, but this time using pure 68k technology only. So Natami can have two 68k CPUs, when work on N68050 is completed. Why make a 68k softcore at all? Let us set the record straight - N68050 is not designed to compete with the latest x86/x64 CPUs. Although the N68050 is very "modern" and makes use of the latest CPU technologies, it is designed to be the fastest 68k CPU ever, and it is well suited to free the Amiga community from old AMIGA hardware manufacturers. With our own 68k design, we can make the Amiga independent. The old Commodore was depending on Motorola to provide fast and cheap 68K cores. We know that they stopped doing this at some point. The new PPC processor range have the same dependancy - which gives PPC systems quite a problem now. By making your own cores you can remove such a dependancy.
Load more

Recommended publications
  • Lecture 1: Course Introduction G Course Organization G Historical Overview G Computer Organization G Why the MC68000? G Why Assembly Language?
    Lecture 1: Course introduction g Course organization g Historical overview g Computer organization g Why the MC68000? g Why assembly language? Microprocessor-based System Design 1 Ricardo Gutierrez-Osuna Wright State University Course organization g Grading Instructor n Exams Ricardo Gutierrez-Osuna g 1 midterm and 1 final Office: 401 Russ n Homework Tel:775-5120 g 4 problem sets (not graded) [email protected] n Quizzes http://www.cs.wright.edu/~rgutier g Biweekly Office hours: TBA n Laboratories g 5 Labs Teaching Assistant g Grading scheme Mohammed Tabrez Office: 339 Russ [email protected] Weight (%) Office hours: TBA Quizes 20 Laboratory 40 Midterm 20 Final Exam 20 Microprocessor-based System Design 2 Ricardo Gutierrez-Osuna Wright State University Course outline g Module I: Programming (8 lectures) g MC68000 architecture (2) g Assembly language (5) n Instruction and addressing modes (2) n Program control (1) n Subroutines (2) g C language (1) g Module II: Peripherals (9) g Exception processing (1) g Devices (6) n PI/T timer (2) n PI/T parallel port (2) n DUART serial port (1) g Memory and I/O interface (1) g Address decoding (2) Microprocessor-based System Design 3 Ricardo Gutierrez-Osuna Wright State University Brief history of computers GENERATION FEATURES MILESTONES YEAR NOTES Asia Minor, Abacus 3000BC Only replaced by paper and pencil Mech., Blaise Pascal, Pascaline 1642 Decimal addition (8 decimal figs) Early machines Electro- Charles Babbage Differential Engine 1823 Steam powered (3000BC-1945) mech. Herman Hollerith,
    [Show full text]
  • RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018)
    RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (built 15th February 2018) CONTENTS I RTEMS CPU Architecture Supplement1 1 Preface 5 2 Port Specific Information7 2.1 CPU Model Dependent Features...........................8 2.1.1 CPU Model Name...............................8 2.1.2 Floating Point Unit..............................8 2.2 Multilibs........................................9 2.3 Calling Conventions.................................. 10 2.3.1 Calling Mechanism.............................. 10 2.3.2 Register Usage................................. 10 2.3.3 Parameter Passing............................... 10 2.3.4 User-Provided Routines............................ 10 2.4 Memory Model..................................... 11 2.4.1 Flat Memory Model.............................. 11 2.5 Interrupt Processing.................................. 12 2.5.1 Vectoring of an Interrupt Handler...................... 12 2.5.2 Interrupt Levels................................ 12 2.5.3 Disabling of Interrupts by RTEMS...................... 12 2.6 Default Fatal Error Processing............................. 14 2.7 Symmetric Multiprocessing.............................. 15 2.8 Thread-Local Storage................................. 16 2.9 CPU counter...................................... 17 2.10 Interrupt Profiling................................... 18 2.11 Board Support Packages................................ 19 2.11.1 System Reset................................. 19 3 ARM Specific Information 21 3.1 CPU Model Dependent Features..........................
    [Show full text]
  • Procesory Ve Směrovačích Firmy Cisco Motorola MPC857DSL
    Procesory ve směrovačích firmy Cisco Pokročilé architektury počítačů Marek Malysz, mal341 Obsah Motorola MPC857DSL.............................................................................................................................1 Motorola 68360.........................................................................................................................................2 Motorola 68030.........................................................................................................................................3 Motorola MPC860 PowerQUICC............................................................................................................3 PMC-Sierra RM7061A.............................................................................................................................4 Broadcom BCM1250................................................................................................................................5 R4600.........................................................................................................................................................5 R5000.........................................................................................................................................................6 R7000.........................................................................................................................................................6 QuantumFlow Processor...........................................................................................................................6
    [Show full text]
  • Vlsi in Computers & Processors
    Proceedings International Conference on Computer Design: VLSl IN COMPUTERS & PROCESSORS October 2 - 4,1995 Austin, Texas Sponsored by IEEE Computer Society Technical Committee on Design Automation IEEE Circuits and Systems Society In cooperation with IEEE Electron Devices Society IEEE Computer Society Press Los Alamitos, California Washington 0 Brussels 0 Tokyo Contents International Conference on Computer-Aided Design - ICCD’95 Welcome to ICCD’95 ............................................................................................................................................ xiv ICCD‘95 Conference Committee ......................................................................................................................... xv ICCD’95 Track Chairs and Committee Members ............................................................................................. xvi Hardware Support for Emerging Software Technologies L. Loucks Session 1.2.1 : VLSl & Technology Plenary Chair: Larry Pileggi, University of Texas at Austin Advances in Semiconductor Packaging and their Impact on System Design N.Naclerio Session 1.2.2: ArchitecturelAlgorithms Plenary Chair: Bing Sheu, University of Southern California, Los Angeles Statistical Generalization: Theory and Applications .......................................................................................... 4 B. Wah, A. leumwananonthachai,S. Yao, and T. Yu Session 1.3.2: System Level Interconnect Chair: Larry Pileggi, University Texas at Austin \ Signal Propagation In High-speed MCM
    [Show full text]
  • Upgrade of Linac Control System with New Vme Controllers at Spring-8
    8th International Conference on Accelerator & Large Experimental Physics Control Systems, 2001, San Jose, California WEAT005 physics/0111131 UPGRADE OF LINAC CONTROL SYSTEM WITH NEW VME CONTROLLERS AT SPRING-8 T. Masuda, T. Ohata, T. Asaka, H. Dewa, T. Fukui, H. Hanaki, N. Hosoda, T. Kobayashi, M. Kodera, A. Mizuno, S. Nakajima, S. Suzuki, M. Takao, R. Tanaka, T. Taniuchi, Y. Taniuchi, H. Tomizawa, A. Yamashita, K. Yanagida SPring-8, Hyogo 679-5198, Japan Abstract In September 1999, we started to upgrade the present linac system to the new one by replacing a part of We integrated an injector linac control system to the hardware and introducing a standard software scheme as SPring-8 standard system in September 2000. As a result described in below. At this time, we also introduced the of this integration, the SPring-8 accelerator complex was standard database system for the linac control [3,4]. controlled by one unified system. Because the linac was Because the linac played a role as an injector to the continuously running as the electron beam injector not booster synchrotron and the NewSUBARU storage ring, it only for the SPring-8 storage ring but also for was necessary to avoid downtime due to the integration NewSUBARU, we had to minimize the hardware procedures. We separated the hardware upgrade work into modification to reduce the time for the development and two phases, that is, we replaced the system with minimum testing of the new control system. The integration method modification at the first phase and postponed an overall was almost the same as that of the integration of the replacement to the near future.
    [Show full text]
  • RIP Architecture L Technical Information
    L Technical Information RIP Architecture A raster image processor (RIP) is a computer with a very specific task to perform. It translates a series of computer commands into something that an output device can print. For an imagesetter, this means the instructions that instruct the laser to expose certain areas on the film. Acronyms ASIC Application Specific Integrated Circuit RIP architecture refers to the CISC Complex Instruction Set Computer 1An excellent source of design of the RIP, particularly CPU Central Processing Unit information on computer EPROM Erasable Programmable Read-Only technology is The Computer the hardware and software Memory Glossary by Alan Freedman. that make the RIP work. It is I/O Input/Output It is available from The impossible to discuss RIP MHz Megahertz Computer Language architecture without MIPS Million Instructions Per Second Company, (215) 297-5999. mentioning a number of 1 (also the name of a company that computer buzz words , many manufactures CPUs) of which are acronyms (see PROM Programmable Read-Only Memory list to right). And so to begin, RIP Raster Image Processor we’ll start with a review of RISC Reduced Instruction Set Computer computer basics, and see how SPARC Scalable Performance ARChitecture those principles apply to RIPs. TAXI Transparent Asynchronous Xmitter receiver Interface XMO eXtended Memory Option Computer basics The CPU of a computer is where the bulk of the computing gets done. Microprocessor designations The CPU may also be called the Intel Corporation microprocessor if the CPU is built on a • 8080, 8088 single miniaturized electronic circuit (i.e. • 8086, 80286, 80386, 80486 chip).
    [Show full text]
  • P5 (Microarchitecture)
    P5 (microarchitecture) The Intel P5 Pentium family Produced From 1993 to 1999 Common manufacturer(s) • Intel Max. CPU clock rate 60 MHz to 300 MHz FSB speeds 50 MHz to 66 MHz Min. feature size 0.8pm to 0.25pm Instruction set x86 Socket(s) • Socket 4, Socket 5, Socket 7 Core name(s) P5. P54C, P54CS, P55C, Tillamook The original Pentium microprocessor was introduced on March 22, 1993.^^ Its microarchitecture, deemed P5, was Intel's fifth-generation and first superscalar x86 microarchitecture. As a direct extension of the 80486 architecture, it included dual integer pipelines, a faster FPU, wider data bus, separate code and data caches and features for further reduced address calculation latency. In 1996, the Pentium with MMX Technology (often simply referred to as Pentium MMX) was introduced with the same basic microarchitecture complemented with an MMX instruction set, larger caches, and some other enhancements. The P5 Pentium competitors included the Motorola 68060 and the PowerPC 601 as well as the SPARC, MIPS, and Alpha microprocessor families, most of which also used a superscalar in-order dual instruction pipeline configuration at some time. Intel's Larrabee multicore architecture project uses a processor core derived from a P5 core (P54C), augmented by multithreading, 64-bit instructions, and a 16-wide vector processing unit. T31 Intel's low-powered Bonnell [4i microarchitecture employed in Atom processor cores also uses an in-order dual pipeline similar to P5. Development The P5 microarchitecture was designed by the same Santa Clara team which designed the 386 and 486.^ Design work started in 1989;^ the team decided to use a superscalar architecture, with on-chip cache, floating-point, and branch prediction.
    [Show full text]
  • Porting the Choices Object-Oriented Operating System to the Motorola 68030
    PORTING THE CHOICES OBJECT-ORIENTED OPERATING SYSTEM TO THE MOTOROLA 68030 BY BJORN ANDREW HELGAAS B.A., Augustana College, 1988 THESIS Submitted in partial fulfillment of the requirements for the degree of Master of Science in Computer Science in the Graduate College of the University of Illinois at Urbana-Champaign, 1991 Urbana, Illinois TABLE OF CONTENTS Chapter 1 Introduction .......................................... 1 2 Choices Overview ....................................... 4 2.1 Processes ........................................ 5 2.2 Exceptions ....................................... 7 2.3 Virtual Memory .................................... 8 3 Process Scheduling ...................................... 10 3.1 Choices Process Scheduling .............................. 12 3.2 The MC68030SystemContext Class .......................... 15 3.3 Summary ........................................ 17 4 Exception Handling ..................................... 19 4.1 Choices Exception Handling .............................. 20 4.2 MC68030 Exception Handling ............................. 23 4.3 The MC68030CPU Class ................................ 25 4.4 Summary ........................................ 31 5 Virtual Memory ....................................... 32 5.1 Choices Virtual Memory ................................ 34 5.2 MC68030 Virtual Memory ............................... 35 5.3 The MC68030Translation Class ............................ 39 5.4 The MC68030MMU Class ............................... 42 5.5 Summary .......................................
    [Show full text]
  • 32-Bit Bus Master Ethernet Interface for the 68030
    (Using the Macintosh SE/30)32-Bit Bus Master Ethernet Interface for the 68030 AN-691 National Semiconductor 32-Bit Bus Master Ethernet Application Note 691 Interface for the 68030 William Harmon (Using the Macintosh April 1993 SE/30) OVERVIEW National Semiconductor's SE/30 Ethernet adapter provides with any AUI interface. In fact, the SE/30 board has the a high performance, 32-bit, bus master network connection capability to be connected to a network through either thin for Apple's 68030 based compact Macintosh computer. wire (10Base2) or AUI drop cable (10Base5) Ethernet. This design is based around National Semiconductor's Sys- It is also worth mentioning that the SE/30 adapter supports tems Oriented Network Interface Controller (SONICTM, the use of Macintosh Nubus Slot Manager features, such as DP83932), which interfaces directly to the extension slot of interrupt handling, with an on board Slot Manager PROM. the SE/30. The SE/30 design also serves as a model for This does not cause the board to incur any extra cost, since designing the SONIC onto the mother board of a 68030 some type of PROM must already be used to store the based system, since the SE/30's one expansion slot is es- adapter's Ethernet address. sentially a direct connection to the Motorola 68030. FEATURES A block diagram of the adapter can be seen in Figure 1. The SE/30 Ethernet adapter operates synchronously with the Y 32-bit bus master system interface 16 MHz SE/30 mother board and accesses the necessary Y Asynchronous high speed 3 cycle DMA transmit and receive buffers directly in the system's main Y 100% on card address filtering, via the SONIC's on memory, via 16 MHz 3 cycle asynchronous DMA opera- board Content Addressable Memory (CAM) tions.
    [Show full text]
  • Energy Consumption of Apple Macintosh Computers
    Energy Consumption of Apple Macintosh Computers Jacob R. Lorch Alan Jay Smith Report No. UCB/CSD-97-961 June 1997 Computer Science Division (EECS) University of California Berkeley, California 94720 Energy Consumption of Apple Macintosh Computers Jacob R. Lorch and Alan Jay Smith Computer Science Division, EECS Department, University of California, Berkeley Berkeley, CA 94720-1776 June 17, 1997 Abstract easily visible without a backlight, a low-power proces- sor, a low-power disk, ¯ash memory instead of mechan- The utility of a portable computer is critically depen- ical disk, etc. Second, one can take better advantage dent on the period it can be used while running off the of the low-power states of existing system components. battery. In this paper, we present a study of power con- For example, most hard drives made for portable com- sumption in Apple Macintosh computers. We measure puters can be made to stop spinning in order to save the existing power consumption for each system com- power, and operating systems can take advantage of ponent using built-in measuring tools. Since total power this by spinning down the hard drive when it is not in consumption is a function of user workload, we use eight use [17]. Another low-power state that can be taken ad- user workload traces to determine power use as observed vantage of is running the CPU at a lower voltage. Power in practice. Apple currently implements some power- consumption drops with the square of the voltage, but saving features, and the effectiveness of those features the maximum clock rate also drops with the voltage.
    [Show full text]
  • ACCELERATOR CARD User's Guide
    ACCELERATOR CARD User’s Guide Copyright © 1989 by Commodore Amiga, Inc. All Rights Reserved. This document may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine readable form, without prior consent, in writing, from Commodore-Amiga, Inc. With this document, Commodore makes no warranties or guarantees, either express or implied, with respect to the products described, their functionality, compatibility, or avail- ability. Further, Commodore assumes no responsibility or liability for statements or repre- sentations made by itself or by third party vendors or in the publications reproduced herein. IN NO EVENT WILL COMMODORE BE LIABLE FOR DIRECT, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES RESULTING FROM ANY CLAIM ARISING OUT OF THE REPRESENTATIONS MADE HEREIN, EVEN IF IT HAS BEEN ADVISED OF THE POSSIBILITIES OF SUCH DAMAGES. SOME STATES DO NOT ALLOW THE EXCLU- SION OR LIMITATION OF SUCH WARRANTIES OR DAMAGES, SO THE. ABOVE EX- CLUSIONS OR LIMITATIONS MAY NOT APPLY. Information in this document is subject to change without notice and does not represent a commitment on the part of Commodore. Commodore and the Commodore logo are regis- tered trademarks or Commodore Electronics Ltd. Amiga is a registered trademark of Commodore-Amiga, Inc. Motorola is a registered trademark of Motorola, Inc. UNIX is a registered trademark of AT&T. F.C.C. ID BR98YVA2630 User’s Manual Statement WARNING: This equipment has been certified to comply with the limits for a Class B computing device, pursuant to subpart J of Part 15 of the Federal Communications Commis- sions rules. It also complies with Standard C108.8-M1983 of the Canadian Standards Association’s regulations.
    [Show full text]
  • Emerson / Heurikon Baja68k Datasheet
    Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Emerson / Heurikon Baja68K at our website: Click HERE VMEbus/PMC I/O platform for Baja68K real-time communication applications ■ 50 or 60 MHz Motorola 68060 Targeting compute- and I/O-intensive applications like telecom switching, CPU with superscalar pipeline Intelligent Network switching, network control, LAN to WAN bridging and architecture, or 66 MHz 68040 video-on-demand, the Baja68K features a 64-bit VME64 interface, on-card for economical integer and floating Ethernet, two serial ports and up to 64 Mbytes of DRAM. It also features a point performance pair of 32-bit PMC expansion interfaces, which make it easy for designers ■ Two 32-bit PMC expansion to add custom and off-the-shelf third-party PMC cards. interfaces accept two single-width To address the vast investment in 680x0 applications code by communica- or one double-width PMC modules with front panel or P2 I/O tion system developers, Baja68K features a choice of a 66 MHz 68040 processor or a 68060 processor which is available at either 50 or 60 MHz.
    [Show full text]