DOCSLIB.ORG

The History of the Microprocessor- Autumn 1997

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
The History of the Microprocessor- Autumn 1997 ♦ The History of the Microprocessor Michael R. Betker, John S. Fernando, and Shaun P. Whalen Invented in 1971, the microprocessor evolved from the inventions of the transistor (1947) and the integrated circuit (1958). Essentially a computer on a chip, it is the most advanced application of the transistor. The influence of the microprocessor today is well known, but in 1971 the effect the microprocessor would have on every- day life was a vision beyond even those who created it. This paper presents the his- tory of the microprocessor in the context of the technology and applications that drove its continued advancements. Introduction The microprocessor, which evolved from the The history of the microprocessor can be divided inventions of the transistor and the integrated circuit into five stages: (IC), is today an icon of the information age. The per- • The birth of the microprocessor, vasiveness of the microprocessor in this age goes far • The first microcomputers, beyond the wildest imagination at the time of the first • A leading role for the microprocessor, microprocessor. From the fastest computers to the • The promise of reduced instruction set com- simplest toys, the microprocessor continues to find puter (RISC), and new applications. • Microprocessors of the 1990s. The microprocessor today represents the most These five stages define a rough chronology, with complex application of the transistor, with well over some overlap. Each stage could be said to reflect a 10 million transistors on some of the most powerful generation of microprocessors, with corresponding microprocessors. In fact, throughout its history, the generations of applications. For each stage, we discuss microprocessor has always pushed the technology of representative microprocessors and their key applica- the day. The desire for ever-increasing performance tions. Figure 1 shows a timeline of the development has led to the rapid improvements in technology that of the microprocessor, starting with the Intel* 4004. have enabled more complex microprocessors. The information in this paper was taken from Advances in IC fabrication processes, computer archi- many sources, including other overviews of the his- tecture, and design methodologies have all been tory of the microprocessor.1,2,3,4 We have selected the required to create the microprocessor of today. microprocessors discussed in this paper based on their As we trace the history of the microprocessor, innovation and their success in the marketplace. we will explore its evolution and the driving Embedded processors are given limited coverage since, forces behind this evolution. In the earliest in many cases, the microprocessors mentioned in stages, microprocessors filled the needs of embed- more detail have led to versions for embedded applica- ded applications. It was not long, however, tions. We have not covered digital signal processors before advances in microprocessors and comput- (DSPs), even though they could be considered a type ers drove the capabilities and needs of both. We of microprocessor. However, we have included in the will discuss these and other forces behind the appendix of the paper a history of microprocessors at history of the microprocessor, including the Bell Labs, which has designed microprocessors since impact of individuals and companies. the latter half of the 1970s. Copyright 1997. Lucent Technologies Inc. All rights reserved. Bell Labs Technical Journal N Autumn 1997 29 The Birth of the Microprocessor “Announcing a New Era of Integrated Electronics” Panel 1. Acronyms, Abbreviations, and Terms —Headline, Intel 4004 ad The history of the microprocessor begins with the ARM—Advanced RISC Machines birth of the Intel 4004, the first commercially available BiCMOS—bipolar complementary metal-oxide semiconductor microprocessor (see Panel2). The roots of this devel- BIOS—basic input/output system opment can be traced directly back to the inventors of BIU—bus interface unit the transistor. In 1955, William Shockley founded CISC—complex instruction set computer Shockley Semiconductor in Palo Alto, California CMOS—complementary metal-oxide semicon- (arguably the birth of Silicon Valley). This company ductor (with n- and p-type transistors) eventually employed Gordon Moore and Robert CPI—cycles per instruction CP/M—control program/monitor Noyce, who left with others to form Fairchild CPP—communications protocol processor Semiconductor in 1957. While at Fairchild, Noyce CPU—central processing unit played a significant role in the development of the IC, CTC—Computer Terminal Corporation first commercially available in 1961. In 1968, Moore DEC—Digital Equipment Corporation and Noyce left Fairchild to form Intel Corporation. DMA—direct memory access Intel’s focus at that time was the development of mem- DRAM—dynamic random access memory ory chips, but Intel’s history was forever changed by DSP—digital signal processor EU—execution unit the events leading to the development of the 4004 for FPU—floating-point unit the Busicom calculator company. The first fully func- GaAs—gallium arsenide tional 4004 parts were available in March 1971, with GUI—graphical user interface the first public announcement in November 1971. IC—integrated circuit Around the same time Intel developers began IEEE—Institute of Electrical and Electronics working on the 4004, they also began work on the Engineers I/O—input/output 1201 project for Computer Terminal Corporation MIPS—millions of instructions per second (CTC). The 1201 was intended to be a single metal- MIPS—microprocessor without interlocking pipe oxide semiconductor (MOS) chip that would replace a stages similar processor designed using medium-scale- MMU—memory management unit integration components. The 1201 was later renamed MOS—metal-oxide semiconductor the Intel 8008. The 8008 was the first 8-bit micro- MPEG—Motion Picture Experts Group MSI—medium-scale integration processor and laid the foundation for future micro- NMOS—MOS with n-type transistors processors from Intel. The 8008 was designed in OS—operating system 10-micron PMOS (metal-oxide semiconductor using PC—personal computer p-type transistors) technology, and required approxi- PMOS—MOS with p-type transistors mately 3,500 transistors. The die for the 8008 mea- RAM—random access memory sured 4.9 mm 36.7 mm. The 8008 was packaged in RISC—reduced instruction set computer ROM—read only memory an 18-pin dual inline package, ran at 200 kHz, and SC/MP—single-chip microprocessor was capable of 60,000 instructions per second. SCP—Seattle Computer Products While the 8008 was being developed, a June 1971 SPICE—simulation program integrated circuit Texas Instruments (TI) advertisement in Electronics emphasis magazine showing a “Computer On A Chip” revealed SRAM—static random access memory that CTC had also contracted with TI to produce a chip TI—Texas Instruments similar to the 8008. This presented a difficult situation VLIW—very long instruction word VLSI—very large scale integration for Intel, which had not yet announced the 4004 and presumed it was ahead of the competition. As it 30 Bell LabsTechnical Journal ◆Autumn 1997 TMS1000 TMS9900 16032 32332 32032 32532 Other SC/MP 6502 R2000 R3000 R4000 R8000 R10000 MIPS PA7100 PA7200 PA8000 HP DEC 21064 21164 21264 endor V Zilog Z80 Z8000 Z80000 Sparc RISC I RISC II Sparc Super Ultra Sparc Sparc 68060 Motorola 6800 68000 68020 68030 68040 PPC601 PPC604 88100 Pentium Pentium Intel 8008 8080 8086 80286 386 486 Pentium 4004 Pro II 1970 1975 1980 1985 1990 1995 2000 Year DEC – Digital Equipment Corporation HP – Hewlett-Packard RISC – Reduced instruction set computer SC/MP – Single-chip microprocessor Figure 1. Microprocessor timeline. turned out, the TI chip was not operational. TI sor. In 1969, prior to either TI’s or Intel’s micro- dropped the project when CTC decided not to use processor efforts, an engineer named Gilbert Hyatt either the 8008 or the TI chip. filed for a patent6 that covered a computer on a sin- The architecture of the 8008 was based on the gle integrated chip. Twenty-one years later, when the existing CTC processor and had a single 8-bit accumu- patent was finally awarded, it would cause a great lator (A), along with six general-purpose 8-bit registers deal of turmoil and legal action. (B, C, D, E, H, and L). It supported a 14-bit address In Search of Applications and included logical operations and interrupts. The The first commercially available microprocessors, 8008 was designed to interface with standard memory the Intel 4004 and 8008, were developed with specific chips. Information on the 8008 was publicly available applications in mind. The 4004 was intended for an as early as December 1971, followed by the official electronic calculator, and the 8008 was designed for a introduction in April 1972. computer terminal. They were intended to replace a A significant result of TI’s efforts was a 1971 number of smaller devices wired together to perform patent application,5 which in 1978 resulted in the the desired function. Beyond their original applica- first patent issue covering a microprocessor. Intel tions, it was unclear what the market was for these never applied for a patent covering the microproces- first microprocessors. Bell Labs Technical Journal ◆ Autumn 1997 31 Panel 2. Intel 4004, The Birth of an Age19,20 Bob Noyce and Gordon Moore left Fairchild agreement was reached to build the proposed Semiconductor Corporation in 1968 and founded Intel chip set. Intel Corporation for the express purpose of pro- Intel was now committed, but neither Hoff nor ducing proprietary memory products. However, Mazor had ever designed chips and they realized as in most start-up companies, there was a that the complexity of these chips would require desire, for cash flow reasons, to do a certain someone with extensive experience. The design amount of custom work. It was thought that cus- languished for three months, with the customer tom products would ramp up to volume produc- getting increasingly concerned about the sched- tion faster than would proprietary products.
Load more

Recommended publications
  • Floating-Point Package for Intel 8008 and 8080 Microprocessors
    UCRL-51940 FLOATING-POINT PACKAGE FOR INTEL 8008 AND 8080 MICROPROCESSORS Michael D. Maples October 24, 1975 Prepared for U.S. Energy Research& Development Administration under contract No. W-7405-Eng-48 I_AV~=IENCE I_IVEFIMORE I.ABOFIATOFIY University ol Calilomia ~ Livermore ~ NOTICE .sponsored by tht: United $~ates G~ven~menl.Neilhe~ the United States nor the United ~tates I’:n,~rgy of their employees,IIOr lilly of their eorltl’ilctclrs~ warranty~ express t~r implied, or asstltlleS ~t]y legld liability or responsihilit y fnr the accuracy, apparatus, product or ])rc)eess disclosed, represents that its rise would IIt~l illl’r liege privlttely-owned rights." Printed in the United States of America Avai.] able from National Technical. information Service U.S. Department of Commerce 5285 Port Royal Road Springfield, Virginia 22151 Price: Printed Copy $ *; Microfiche $2.25 NTIS ""Pages _Sellin_.g Price 1-50 $4.00 51-150 $5.45 151-325 $7.60 326-500 $10.60 501.-1000 $13.60 DISCI.AlMBR This documeut was prepared as an account of work sponsored by an agency of the United States Gnvernment.Neither the United States Governmentnor the University of California nor any of their employees,makes any warranty, express or implied, or assumesany legal liability or responsibility for the accuracy, complete.aess, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use wouldnot infrioge privately ownedrights. Refarenceherein to any specific commercialproduct, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation,or favoring by the United States Govermnentor the University of California.
    [Show full text]
  • When Is a Microprocessor Not a Microprocessor? the Industrial Construction of Semiconductor Innovation I
    Ross Bassett When is a Microprocessor not a Microprocessor? The Industrial Construction of Semiconductor Innovation I In the early 1990s an integrated circuit first made in 1969 and thus ante­ dating by two years the chip typically seen as the first microprocessor (Intel's 4004), became a microprocessor for the first time. The stimulus for this piece ofindustrial alchemy was a patent fight. A microprocessor patent had been issued to Texas Instruments, and companies faced with patent infringement lawsuits were looking for prior art with which to challenge it. 2 This old integrated circuit, but new microprocessor, was the ALl, designed by Lee Boysel and used in computers built by his start-up, Four-Phase Systems, established in 1968. In its 1990s reincarnation a demonstration system was built showing that the ALI could have oper­ ated according to the classic microprocessor model, with ROM (Read Only Memory), RAM (Random Access Memory), and I/O (Input/ Output) forming a basic computer. The operative words here are could have, for it was never used in that configuration during its normal life­ time. Instead it was used as one-third of a 24-bit CPU (Central Processing Unit) for a series ofcomputers built by Four-Phase.3 Examining the ALl through the lenses of the history of technology and business history puts Intel's microprocessor work into a different per­ spective. The differences between Four-Phase's and Intel's work were industrially constructed; they owed much to the different industries each saw itselfin.4 While putting a substantial part ofa central processing unit on a chip was not a discrete invention for Four-Phase or the computer industry, it was in the semiconductor industry.
    [Show full text]
  • IBM Z Systems Introduction May 2017
    IBM z Systems Introduction May 2017 IBM z13s and IBM z13 Frequently Asked Questions Worldwide ZSQ03076-USEN-15 Table of Contents z13s Hardware .......................................................................................................................................................................... 3 z13 Hardware ........................................................................................................................................................................... 11 Performance ............................................................................................................................................................................ 19 z13 Warranty ............................................................................................................................................................................ 23 Hardware Management Console (HMC) ..................................................................................................................... 24 Power requirements (including High Voltage DC Power option) ..................................................................... 28 Overhead Cabling and Power ..........................................................................................................................................30 z13 Water cooling option .................................................................................................................................................... 31 Secure Service Container .................................................................................................................................................
    [Show full text]
  • Chapter 1: Computer Abstractions and Technology 1.6 – 1.7: Performance and Power
    Chapter 1: Computer Abstractions and Technology 1.6 – 1.7: Performance and power ITSC 3181 Introduction to Computer Architecture https://passlaB.githuB.io/ITSC3181/ Department of Computer Science Yonghong Yan [email protected] https://passlab.github.io/yanyh/ Lectures for Chapter 1 and C Basics Computer Abstractions and Technology • Lecture 01: Chapter 1 – 1.1 – 1.4: Introduction, great ideas, Moore’s law, aBstraction, computer components, and program execution • Lecture 02: C Basics; Memory and Binary Systems • Lecture 03: Number System, Compilation, Assembly, Linking and Program Execution ☛• Lecture 04: Chapter 1 – 1.6 – 1.7: Performance, power and technology trends • Lecture 05: – 1.8 - 1.9: Multiprocessing and Benchmarking 2 § 1.6 Performance 1.6 Defining Performance • Which airplane has the best performance? Boeing 777 Boeing 777 Boeing 747 Boeing 747 BAC/Sud BAC/Sud Concorde Concorde Douglas Douglas DC- DC-8-50 8-50 0 100 200 300 400 500 0 2000 4000 6000 8000 10000 Passenger Capacity Cruising Range (miles) Boeing 777 Boeing 777 Boeing 747 Boeing 747 BAC/Sud BAC/Sud Concorde Concorde Douglas Douglas DC- DC-8-50 8-50 0 500 1000 1500 0 100000 200000 300000 400000 Cruising Speed (mph) Passengers x mph 3 Response Time and Throughput • Response time çè Latency – How long it takes to do a task • Throughput çè Bandwidth – Total work done per unit time • e.g., tasks/transactions/… per hour • How are response time and throughput affected by – Replacing the processor with a faster version? – Adding more processors? • We’ll focus on response time for now… 4 Relative Performance • Define Performance = 1/Execution Time • “X is n time faster than Y”, i.e.
    [Show full text]
  • Computer Organization and Architecture Designing for Performance Ninth Edition
    COMPUTER ORGANIZATION AND ARCHITECTURE DESIGNING FOR PERFORMANCE NINTH EDITION William Stallings Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montréal Toronto Delhi Mexico City São Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo Editorial Director: Marcia Horton Designer: Bruce Kenselaar Executive Editor: Tracy Dunkelberger Manager, Visual Research: Karen Sanatar Associate Editor: Carole Snyder Manager, Rights and Permissions: Mike Joyce Director of Marketing: Patrice Jones Text Permission Coordinator: Jen Roach Marketing Manager: Yez Alayan Cover Art: Charles Bowman/Robert Harding Marketing Coordinator: Kathryn Ferranti Lead Media Project Manager: Daniel Sandin Marketing Assistant: Emma Snider Full-Service Project Management: Shiny Rajesh/ Director of Production: Vince O’Brien Integra Software Services Pvt. Ltd. Managing Editor: Jeff Holcomb Composition: Integra Software Services Pvt. Ltd. Production Project Manager: Kayla Smith-Tarbox Printer/Binder: Edward Brothers Production Editor: Pat Brown Cover Printer: Lehigh-Phoenix Color/Hagerstown Manufacturing Buyer: Pat Brown Text Font: Times Ten-Roman Creative Director: Jayne Conte Credits: Figure 2.14: reprinted with permission from The Computer Language Company, Inc. Figure 17.10: Buyya, Rajkumar, High-Performance Cluster Computing: Architectures and Systems, Vol I, 1st edition, ©1999. Reprinted and Electronically reproduced by permission of Pearson Education, Inc. Upper Saddle River, New Jersey, Figure 17.11: Reprinted with permission from Ethernet Alliance. Credits and acknowledgments borrowed from other sources and reproduced, with permission, in this textbook appear on the appropriate page within text. Copyright © 2013, 2010, 2006 by Pearson Education, Inc., publishing as Prentice Hall. All rights reserved. Manufactured in the United States of America.
    [Show full text]
  • Historical Perspective and Further Reading 162.E1
    2.21 Historical Perspective and Further Reading 162.e1 2.21 Historical Perspective and Further Reading Th is section surveys the history of in struction set architectures over time, and we give a short history of programming languages and compilers. ISAs include accumulator architectures, general-purpose register architectures, stack architectures, and a brief history of ARMv7 and the x86. We also review the controversial subjects of high-level-language computer architectures and reduced instruction set computer architectures. Th e history of programming languages includes Fortran, Lisp, Algol, C, Cobol, Pascal, Simula, Smalltalk, C+ + , and Java, and the history of compilers includes the key milestones and the pioneers who achieved them. Accumulator Architectures Hardware was precious in the earliest stored-program computers. Consequently, computer pioneers could not aff ord the number of registers found in today’s architectures. In fact, these architectures had a single register for arithmetic instructions. Since all operations would accumulate in one register, it was called the accumulator , and this style of instruction set is given the same name. For example, accumulator Archaic EDSAC in 1949 had a single accumulator. term for register. On-line Th e three-operand format of RISC-V suggests that a single register is at least two use of it as a synonym for registers shy of our needs. Having the accumulator as both a source operand and “register” is a fairly reliable indication that the user the destination of the operation fi lls part of the shortfall, but it still leaves us one has been around quite a operand short. Th at fi nal operand is found in memory.
    [Show full text]
  • The Birth, Evolution and Future of Microprocessor
    The Birth, Evolution and Future of Microprocessor Swetha Kogatam Computer Science Department San Jose State University San Jose, CA 95192 408-924-1000 [email protected] ABSTRACT timed sequence through the bus system to output devices such as The world's first microprocessor, the 4004, was co-developed by CRT Screens, networks, or printers. In some cases, the terms Busicom, a Japanese manufacturer of calculators, and Intel, a U.S. 'CPU' and 'microprocessor' are used interchangeably to denote the manufacturer of semiconductors. The basic architecture of 4004 same device. was developed in August 1969; a concrete plan for the 4004 The different ways in which microprocessors are categorized are: system was finalized in December 1969; and the first microprocessor was successfully developed in March 1971. a) CISC (Complex Instruction Set Computers) Microprocessors, which became the "technology to open up a new b) RISC (Reduced Instruction Set Computers) era," brought two outstanding impacts, "power of intelligence" and "power of computing". First, microprocessors opened up a new a) VLIW(Very Long Instruction Word Computers) "era of programming" through replacing with software, the b) Super scalar processors hardwired logic based on IC's of the former "era of logic". At the same time, microprocessors allowed young engineers access to "power of computing" for the creative development of personal 2. BIRTH OF THE MICROPROCESSOR computers and computer games, which in turn led to growth in the In 1970, Intel introduced the first dynamic RAM, which increased software industry, and paved the way to the development of high- IC memory by a factor of four.
    [Show full text]
  • Intel® Omni-Path Architecture (Intel® OPA) for Machine Learning
    Big Data ® The Intel Omni-Path Architecture (OPA) for Machine Learning Big Data Sponsored by Intel Srini Chari, Ph.D., MBA and M. R. Pamidi Ph.D. December 2017 mailto:[email protected] Executive Summary Machine Learning (ML), a major component of Artificial Intelligence (AI), is rapidly evolving and significantly improving growth, profits and operational efficiencies in virtually every industry. This is being driven – in large part – by continuing improvements in High Performance Computing (HPC) systems and related innovations in software and algorithms to harness these HPC systems. However, there are several barriers to implement Machine Learning (particularly Deep Learning – DL, a subset of ML) at scale: • It is hard for HPC systems to perform and scale to handle the massive growth of the volume, velocity and variety of data that must be processed. • Implementing DL requires deploying several technologies: applications, frameworks, libraries, development tools and reliable HPC processors, fabrics and storage. This is www.cabotpartners.com hard, laborious and very time-consuming. • Training followed by Inference are two separate ML steps. Training traditionally took days/weeks, whereas Inference was near real-time. Increasingly, to make more accurate inferences, faster re-Training on new data is required. So, Training must now be done in a few hours. This requires novel parallel computing methods and large-scale high- performance systems/fabrics. To help clients overcome these barriers and unleash AI/ML innovation, Intel provides a comprehensive ML solution stack with multiple technology options. Intel’s pioneering research in parallel ML algorithms and the Intel® Omni-Path Architecture (OPA) fabric minimize communications overhead and improve ML computational efficiency at scale.
    [Show full text]
  • Intel Server Board SE7320EP2 and SE7525RP2
    Intel® Server Board SE7320EP2 and SE7525RP2 Tested Hardware and Operating System List Revision 1.0 June, 2005 Enterprise Platforms and Services Marketing Revision History IntelP®P Server Board SE7320EP2 and SE7525RP2 Revision History Revision Date Number Modifications June 2005 1.0 First Release ii Revision 1.0 IntelP®P Server Board SE7320EP2 and SE7525RP2 Disclaimers Disclaimers THE INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel retains the right to make changes to its test specifications at any time, without notice. The hardware vendor remains solely responsible for the design, sale and functionality of its product, including any liability arising from product infringement or product warranty. Copyright © Intel Corporation 2005. All rights reserved. Intel, the Intel logo, and EtherExpress are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
    [Show full text]
  • Clock Rate Improves Roughly Proportional to Improvement in L • Number of Transistors Improves Proportional to L2 (Or Faster)
    TheThe VonVon NeumannNeumann ComputerComputer ModelModel • Partitioning of the computing engine into components: – Central Processing Unit (CPU): Control Unit (instruction decode , sequencing of operations), Datapath (registers, arithmetic and logic unit, buses). – Memory: Instruction and operand storage. – Input/Output (I/O) sub-system: I/O bus, interfaces, devices. – The stored program concept: Instructions from an instruction set are fetched from a common memory and executed one at a time Control Input Memory - (instructions, data) Datapath registers Output ALU, buses Computer System CPU I/O Devices EECC551 - Shaaban #1 Lec # 1 Winter 2001 12-3-2001 Generic CPU Machine Instruction Execution Steps Instruction Obtain instruction from program storage Fetch Instruction Determine required actions and instruction size Decode Operand Locate and obtain operand data Fetch Execute Compute result value or status Result Deposit results in storage for later use Store Next Determine successor or next instruction Instruction EECC551 - Shaaban #2 Lec # 1 Winter 2001 12-3-2001 HardwareHardware ComponentsComponents ofof AnyAny ComputerComputer Five classic components of all computers: 1. Control Unit; 2. Datapath; 3. Memory; 4. Input; 5. Output } Processor Computer Keyboard, Mouse, etc. Processor Memory Devices (active) (passive) Control Input (where Unit programs, data Disk Datapath live when Output running) Display, Printer, etc. EECC551 - Shaaban #3 Lec # 1 Winter 2001 12-3-2001 CPUCPU OrganizationOrganization • Datapath Design: – Capabilities & performance characteristics of principal Functional Units (FUs): • (e.g., Registers, ALU, Shifters, Logic Units, ...) – Ways in which these components are interconnected (buses connections, multiplexors, etc.). – How information flows between components. • Control Unit Design: – Logic and means by which such information flow is controlled. – Control and coordination of FUs operation to realize the targeted Instruction Set Architecture to be implemented (can either be implemented using a finite state machine or a microprogram).
    [Show full text]
  • THE MICROPROCESSOR Z Z the BEGINNING
    z THE MICROPROCESSOR z z THE BEGINNING The construction of microprocessors was made possible thanks to LSI (Silicon Gate Technology) developed by the Italian Federico Faggin at Fairchild in 1968. From the 1980s onwards microprocessors are practically the only CPU implementation. z HOW DO MICROPROCESSOR WORK? Most microprocessor work digitally, transforming all the input information into a code of binary number (1 or 0 is called a bit, 8 bit is called byte) z THE FIRST MICROPROCESSOR Intel's first microprocessor, the 4004, was conceived by Ted Hoff and Stanley Mazor. Assisted by Masatoshi Shima, Federico Faggin used his experience in silicon- gate MOS technology (1968 Milestone) to squeeze the 2300 transistors of the 4-bit MPU into a 16-pin package in 1971. z WHAT WAS INTEL 4004 USED FOR? The Intel 4004 was the world's first microprocessor—a complete general-purpose CPU on a single chip. Released in March 1971, and using cutting-edge silicon- gate technology, the 4004 marked the beginning of Intel's rise to global dominance in the processor industry. z THE FIRST PERSONAL COMPUTER WITH MICROPROCESSOR MS-DOSIBM introduces its Personal Computer (PC)The first IBM PC, formally known as the IBM Model 5150, was based on a 4.77 MHz Intel 8088 microprocessor and used Microsoft´s MS-DOS operating system. The IBM PC revolutionized business computing by becoming the first PC to gain widespread adoption by industry. z BIOHACKER z WHO ARE BIOHACKER? Biohackers, also called hackers of life, are people and communities that do biological research in the hacker style: outside the institutions, in an open form, sharing information.
    [Show full text]
  • A Developer's Guide to the POWER Architecture
    http://www.ibm.com/developerworks/linux/library/l-powarch/ 7/26/2011 10:53 AM English Sign in (or register) Technical topics Evaluation software Community Events A developer's guide to the POWER architecture POWER programming by the book Brett Olsson , Processor architect, IBM Anthony Marsala , Software engineer, IBM Summary: POWER® processors are found in everything from supercomputers to game consoles and from servers to cell phones -- and they all share a common architecture. This introduction to the PowerPC application-level programming model will give you an overview of the instruction set, important registers, and other details necessary for developing reliable, high performing POWER applications and maintaining code compatibility among processors. Date: 30 Mar 2004 Level: Intermediate Also available in: Japanese Activity: 22383 views Comments: The POWER architecture and the application-level programming model are common across all branches of the POWER architecture family tree. For detailed information, see the product user's manuals available in the IBM® POWER Web site technical library (see Resources for a link). The POWER architecture is a Reduced Instruction Set Computer (RISC) architecture, with over two hundred defined instructions. POWER is RISC in that most instructions execute in a single cycle and typically perform a single operation (such as loading storage to a register, or storing a register to memory). The POWER architecture is broken up into three levels, or "books." By segmenting the architecture in this way, code compatibility can be maintained across implementations while leaving room for implementations to choose levels of complexity for price/performances trade-offs. The levels are: Book I.
    [Show full text]