DOCSLIB.ORG

Programmable Digital Microcircuits - a Survey with Examples of Use

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Programmable Digital Microcircuits - a Survey with Examples of Use - 237 - PROGRAMMABLE DIGITAL MICROCIRCUITS - A SURVEY WITH EXAMPLES OF USE C. Verkerk CERN, Geneva, Switzerland 1. Introduction For most readers the title of these lecture notes will evoke microprocessors. The fixed instruction set microprocessors are however not the only programmable digital mi• crocircuits and, although a number of pages will be dedicated to them, the aim of these notes is also to draw attention to other useful microcircuits. A complete survey of programmable circuits would fill several books and a selection had therefore to be made. The choice has rather been to treat a variety of devices than to give an in- depth treatment of a particular circuit. The selected devices have all found useful ap• plications in high-energy physics, or hold promise for future use. The microprocessor is very young : just over eleven years. An advertisement, an• nouncing a new era of integrated electronics, and which appeared in the November 15, 1971 issue of Electronics News, is generally considered its birth-certificate. The adver• tisement was for the Intel 4004 and its three support chips. The history leading to this announcement merits to be recalled. Intel, then a very young company, was working on the design of a chip-set for a high-performance calculator, for and in collaboration with a Japanese firm, Busicom. One of the Intel engineers found the Busicom design of 9 different chips too complicated and tried to find a more general and programmable solu• tion. His design, the 4004 microprocessor, was finally adapted by Busicom, and after further négociation, Intel acquired marketing rights for its new invention. The firm's marketing department, however, was not interested in the product, arguing that the new chip would conquer 10% at most of the minicomputer market, which was then 40'000 yearly. History15does not record what happened to the marketing manager What happened to the microprocessor is well known : the 4-bit 4004 was superseded after one year by the first 8-bit processor, the 8008, followed in 1974 by the 8080 and the 6800 and by PACE, the first 16-bit microprocessor. The years 1978/79 saw the birth of the well known 16-bit devices : Intel 8086, Zilog Z8000 and Motorola 68000 and also the highly capable 8-bit 6809. Sales also rose with an astounding speed : in 1979, 75 mil• lion microprocessors were sold and at the end of the year the total number sold was 110 million. This rate of growth has been maintained since. What happened to all these processors ? Very few were in fact used as direct re• placements of minicomputers, at least in the beginning. Many were used in a large variety of control applications, replacing random logic. The overwhelming majority however ended in new applications which even the most imaginative marketing manager could not foresee : arcade games, car ignition systems, home appliances, hobby compu• ters, office automation systems, etc. The microprocessor was invented to replace random logic and the first to apply it were electronics engineers, accustomed to logic design, but not well versed in pro• gramming. The programs these engineers developed were in general short and dedicat• ed. As soon as they were considered to be working, these programs were "petrified" in - 238 - a Read-Only Memory (ROM). In the early days most programming was done in "hexa• decimal", e.g. directly in the machine language. The majority of the users were una• ware of the possibilities better programming tools could provide. Even assembly lan• guage programming was believed to be beyond reach both for the engineers and for the micro-computer systems (There is a book, published in 1976/77 which dedicated exactly two of its 300 or more pages to assembly language). It should therefore be no surprise that the early generations of microprocessors had rather primitive architectures. Tech• nological limitations obviously were also an important obstacle to making supermicros, but it was not the only one, contrary to popular belief. In more recent applications, such as office automation systems and personal compu• ters, a better architecture of the microcomputer is required, in order to sup• port higher-level language programming. These systems are in fact used in much the same way as mainframes and larger minicomputers are. They therefore run operating systems, have real peripherals attached to them (hard or flexible disc, alphanumeric or graphic display, keyboard and high-quality printer) and the user expects to find high-level language compilers in addition to special application packages. Part of these notes will attempt to describe in how far the modern 16-bit microprocessors satisfy the requirements of efficient implementation of high level languages and operating systems. Besides making it easier to program microprocessors, semi-conductor manufacturers have also constantly strived to improve their performance. Working with longer words , as the 16-bit processors do, in itself improves the performance considerably. Progress in MOS device technology has resulted in speeding up the internal operations by more than an order of magnitude. Performance improvements were also sought in two other directions : use of bipolar device technology to overcome the speed limitations of earlier MOS devices and the use of arithmetic attachments to increase the numeric pro• cessing power. The first road led to the bit-slice microprocessor, whereas the second ended in the design of a few interesting floating-point arithmetic devices. Both will re• ceive some attention in these lectures. The modern microprocessors, where the designer succeeded in putting of the order of 10s transistors on a little chip of silicon, usually 6x6 mm2, are perfect examples of the so-called "Very Large Scale Integration" (VLSI) technique. That this has been at all possible is, in addition to the progress in device technology mentioned before, due to the availability of Computer-Aided Design systems and techniques. The latter, and the need to form design engineers for the semi-conductor industry, has spurred the work on VLSI which is now undertaken at a number of Universities and Research laboratories. Some interesting results have been obtained , and the last part of these notes will briefly review a few. The research is mainly oriented towards investigating novel computer architectures, but also some devices for practical use have been de• signed in universities. A microprocessor chip is not a viable object, generally speaking, without its com• plement of support chips : memory in its different appearances, interface adapters, er• ror detection circuits, analogue-to-digital converters, etc.. Many of these support cir• cuits have wide possibilities for control by the microprocessor and should therefore be included in the class of programmable digital microcircuits. A few will be mentioned, mainly because they have found uses in high-energy physics experiments. - 239 - Table I Classification of the processor chips CALCULATOR CHIPS r- 1 bit - t bit *FIXED INSTRUCTION - *8 bit *SET MICROPROCESSORS •»16 bit L 32 bit SINGLE CHIP MICROPROCESSORS PROCESSORS i-» C R) ALU MSECUENCER '* BIT—SLICES [-SUPPORT (MAU.DMA) LsPECIAL (FFT) -SPECIAL PURPOSE (CIPHER, «GRAPHICS, »SYSTOLIC, MOUSE) VLSI -TREE MACHINES -SIMPLE INSTRUCTION SET *(LISP, RISC) LNON-VON NEUMANN Table II Examples of support chips [-»RAM ) -»MEMORY -{-ROM V L-EPROM __ ) FIRMWARE CHIPS •TIMERS/EVENT COUNTERS .-MULTIPLIERS '-* ARITHMETIC • L*FLOATING POINT PROCESSOR SUPPORT -»MEMORY MANAGEMENT -PLAs, PALS —,-IKTERRUPT CONTROLLER DMA CONTROLLER -GENERAL INTERFACE •PARALLEL -(SERIAT L KEYBOARD, LED DISPLAY -DISC-, CASSETTE INTERFACE CRT CONTROLLER, CHARACTER GENERATOR -DOT-MATRIX PRINTER CONTROL t-i/o SUPPORT - -COMMUNICATION (HLDC, ETHERNET, ETC.) CYCLIC REDUNDANCY CHECK -ENCRYPTION, DATA SECURITY •INTER-BUS CONNECTION, TRANSCEIVERS -IEEE-488 TRANSCEIVERS -BURST-ERROR DETECTION TEPPER MOTOR IGITAL —> ANALOG SNALOG > DIGITAL SYNTHESIS t-SPEECH ANALYSIS - 240 - Finally, if we were to make some classification scheme of the whole area of pro• grammable digital microcircuits, we could distinguish between the processors proper and the support chips. The processors can be further subdivided into user-programmable and fixed program processors (e.g. the marvels you find inside your electronic watch). Still finer sub-divisions of the user-programmable processors and the support chips are shown in Table I and II. The devices which will receive some attention in the following pages are marked with an asterisk. 2. Bit-Slice Microprocessors. The Field Effect Transistor, implemented in MOS technology made it possible to put a complete processing unit on a single chip. First (1970) 4-bits wide, soon 8-bits (=1973) and later (1978) 16-bits. Constant improvements in packing density and power dissipation of the transistors made this progress possible. The earlier microprocessors lacked however dramatically in power when compared to even the lowest range of the computers then available. The processing speed could only be improved by using bipo• lar technologies (signal propagation times through a gate of 1-3 ns, compared to »10 ns for MOS technology around 1974), but these did not allow the packing density and the power dissipation needed. Instead of a complete 8-bit processor, including instruction decoding and control, interrupt handling etc., which was possible in MOS technology, either TTL or ECL technologies allowed at best the implementation of a 4-bit wide Arithmetic and Logic Unit with its control and a few registers. To make use of such an ALU in a processor, external control circuitry is needed to ensure proper execution of the instructions in a program. On the other hand, longer data-words could be easily handled by concatenating several chips, as many as the number of bits in the data word required : 8 4-bit chips put together produce a 32-bit processor. The cir• cuit represents therefore a 4-bit wide vertical "slice" of the 32-bit processor, including its internal registers used in arithmetic operations (such as accumulators or general re• gisters and condition code registers).
Load more

Recommended publications
  • Build a Swtpc 6800
    Southwest Technical Products Corporation 6800 Computer System The Southwest Technical Products 6800 computer system is based upon the Motorola MC6800 microprocessor unit (MPU) and its matching support devices. The 6800 system was chosen for our computer because this set of parts is currently in our opinion the "Benchmark Family" for microprocessor computer systems. It makes it possible for us to provide you with an outstanding computer system having a minimum of parts, but with outstanding versatility and ease of use. In addition to the outstanding hardware system, the Motorola 6800 has without question the most complete set of documentation yet made available for a microprocessor system. The 714 page Applications Manual, for example, contains material on programming techniques, system organization, input/output techniques, hardware characteristics, peripheral control techniques, and more. Also available is a Programmers Manual which details the various types of software available for the system and instructions for programming and using the unique interface system that is part of the 6800 system. The M6800 family of parts minimizes the number of, required components and support parts, provides extremely simple interfacing to external devices and has outstanding documentation. The MC6800 is an eight-bit parallel microprocessor with addressing capability of up to 45,536 words (BYTES) of data. The system is TTL compatible requiring only a single fine-volt power supply. All devices and memory in the 6800 computer family are connected to an 8-bit bi-directional data bus. In addition to this a 16-bit address bus is provided to specify memory location. This later bus is also used as a tool to specify the particular input/ output device to be selected when the 6800 family interface devices are used.
    [Show full text]
  • Intel® IA-64 Architecture Software Developer's Manual
    Intel® IA-64 Architecture Software Developer’s Manual Volume 1: IA-64 Application Architecture Revision 1.1 July 2000 Document Number: 245317-002 THIS DOCUMENT IS PROVIDED “AS IS” WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Intel® IA-64 processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800- 548-4725, or by visiting Intel’s website at http://developer.intel.com/design/litcentr.
    [Show full text]
  • Exorciser USER's GUIDE
    M6809EXOR(D1) ®MOTOROLA M6809 EXORciser User's Guide MICROSYSTEMS M6809EXOR (Dl} SEPTEMBER 1979 M6809 EXORciser USER'S GUIDE The information in this document has been carefully checked and is believed to be entirely reliable. However, no res pons i bi 1ity is assumed for inaccuracies. Furthermore, Motorola reserves the right to make changes to any products herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. EXORciser®, EXORdisk, and EXbug are trademarks of Motorola Inc. First Edition ©Copyright 1979 by Motorola Inc. TABLE OF CONTENTS Page CHAPTER 1 GENERAL INFORMATION 1.1 INTRODUCTION 1-1 1.2 FEATURES 1-1 1.3 SPECIFICATIONS 1-2 1.4 EQUIPMENT SUPPLIED 1-2 1.5 GENERAL DESCRIPTION 1-3 1.5.1 EXORciser Memory Parity 1-3 1.5.2 Dual Map Concepts 1-5 1.5.3 Second level Interrupt Feature 1-7 1.5.4 Dynamic System Bus 1-10 CHAPTER 2 INSTALLATION INSTRUCTIONS AND HARDWARE PREPARATION 2.1 INTRODUCTION 2-1 2.2 UNPACKING INSTRUCTIONS 2-1 2.3 INSPECTION 2-1 2.4 INSTALLATION INSTRUCTIONS 2-1 2.5 DATA TERMINAL SELECTION AND CONNECTIONS 2-2 2.5.1 RS-232C Interconnections 2-2 2.5.2 20mA Current loop Interconnections 2-2 2.6 PREPARATION OF SYSTEM MODULES 2-2 CHAPTER 3 OPERATING INSTRUCTIONS 3.1 INTRODUCTION 3-1 3.2 SWITCHES AND INDICATORS 3-1 3.2.1 Front Panel Switches and Indicators 3-1 3.2.2 Switches on the DEbug Module 3-2 3.3 INITIALIZATION 3-3 3.3.1
    [Show full text]
  • Lecture Note 1
    EE586 VLSI Design Partha Pande School of EECS Washington State University [email protected] Lecture 1 (Introduction) Why is designing digital ICs different today than it was before? Will it change in future? The First Computer The Babbage Difference Engine (1832) 25,000 parts cost: £17,470 ENIAC - The first electronic computer (1946) The Transistor Revolution First transistor Bell Labs, 1948 The First Integrated Circuits Bipolar logic 1960’s ECL 3-input Gate Motorola 1966 Intel 4004 Micro-Processor 1971 1000 transistors 1 MHz operation Intel Pentium (IV) microprocessor Moore’s Law In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months. He made a prediction that semiconductor technology will double its effectiveness every 18 months Moore’s Law 16 15 14 13 12 11 10 9 8 7 6 OF THE NUMBER OF 2 5 4 LOG 3 2 1 COMPONENTS PER INTEGRATED FUNCTION 0 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 Electronics, April 19, 1965. Evolution in Complexity Transistor Counts 1 Billion K Transistors 1,000,000 100,000 Pentium® III 10,000 Pentium® II Pentium® Pro 1,000 Pentium® i486 100 i386 80286 10 8086 Source: Intel 1 1975 1980 1985 1990 1995 2000 2005 2010 Projected Courtesy, Intel Moore’s law in Microprocessors 1000 2X growth in 1.96 years! 100 10 P6 Pentium® proc 1 486 386 0.1 286 Transistors (MT) Transistors 8086 Transistors8085 on Lead Microprocessors double every 2 years 0.01 8080 8008 4004 0.001 1970 1980 1990 2000 2010 Year Courtesy, Intel Die Size Growth 100 P6
    [Show full text]
  • Intel 8080 Datasheet
    infel.. 8080A/8080A-1/8080A-2 8-BIT N-CHANNEL MICROPROCESSOR • TTL Drive Capability • Decimal, Binary, and Double Precision • 2,..,s (-1:1.3,..,s, -2:1.5 ,..,s) Instruction Arithmetic Cycle • Ability to Provide Priority Vectored • Powerful Problem Solving Instruction Interrupts Set • 512 Directly Addressed 110 Ports 6 General Purpose Registers and an Available In EXPRESS • Accumulator • - Standard Temperature Range 16-Blt Program Counter for Directly Available In 4Q-Lead Cerdlp and Plastic • Addressing up to 64K Bytes of Memory • Packages 16-Blt Stack Pointer and Stack (See Packaging Spec. Order #231369) • Manipulation Instructions for Rapid Switching of the Program Environment • The Intel 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains 6 8-bit general purpose working registers and an accumulator. The 6 general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset 4 testable flags. A fifth flag provides decimal arithmetic opera­ tion. The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter, and all of the 6 general purpose registers. The 16-bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status.
    [Show full text]
  • Over View of Microprocessor 8085 and Its Application
    IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-ISSN: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 6, Ver. II (Nov - Dec .2015), PP 09-14 www.iosrjournals.org Over view of Microprocessor 8085 and its application Kimasha Borah Assistant Professor, Centre for Computer Studies Centre for Computer Studies, Dibrugarh University, Dibrugarh, Assam, India Abstract: Microprocessor is a program controlled semiconductor device (IC), which fetches, decode and executes instructions. It is versatile in application and is flexible to some extent. Nowadays, modern microprocessors can perform extremely sophisticated operations in areas such as meteorology, aviation, nuclear physics and engineering, and take up much less space as well as delivering superior performance Here is a brief review of microprocessor and its various application Key words: Semi Conductor, Integrated Circuits, CPU, NMOS ,PMOS, VLSI I. Introduction: Microprocessor is derived from two words micro and processor. Micro means small, tiny and processor means which processes something. It is a single Very Large Scale of Integration (VLSI) chip that incorporates all functions of central processing unit (CPU) fabricated on a single Integrated Circuits (ICs) (1).Some other units like caches, pipelining, floating point processing arithmetic and superscaling units are additionally present in the microprocessor and that results in increasing speed of operation.8085,8086,8088 are some examples of microprocessors(2). The technology used for microprocessor is N type metal oxide semiconductor(NMOS)(3). Basic operations of microprocessor are fetching instructions from memory ,decoding and executing them ie it takes data or operand from input device, perform arithmetic and logical operations and store results in required location or send result to output devices(1).Word size identifies the microprocessor.E.g.
    [Show full text]
  • 45-Year CPU Evolution: One Law and Two Equations
    45-year CPU evolution: one law and two equations Daniel Etiemble LRI-CNRS University Paris Sud Orsay, France [email protected] Abstract— Moore’s law and two equations allow to explain the a) IC is the instruction count. main trends of CPU evolution since MOS technologies have been b) CPI is the clock cycles per instruction and IPC = 1/CPI is the used to implement microprocessors. Instruction count per clock cycle. c) Tc is the clock cycle time and F=1/Tc is the clock frequency. Keywords—Moore’s law, execution time, CM0S power dissipation. The Power dissipation of CMOS circuits is the second I. INTRODUCTION equation (2). CMOS power dissipation is decomposed into static and dynamic powers. For dynamic power, Vdd is the power A new era started when MOS technologies were used to supply, F is the clock frequency, ΣCi is the sum of gate and build microprocessors. After pMOS (Intel 4004 in 1971) and interconnection capacitances and α is the average percentage of nMOS (Intel 8080 in 1974), CMOS became quickly the leading switching capacitances: α is the activity factor of the overall technology, used by Intel since 1985 with 80386 CPU. circuit MOS technologies obey an empirical law, stated in 1965 and 2 Pd = Pdstatic + α x ΣCi x Vdd x F (2) known as Moore’s law: the number of transistors integrated on a chip doubles every N months. Fig. 1 presents the evolution for II. CONSEQUENCES OF MOORE LAW DRAM memories, processors (MPU) and three types of read- only memories [1]. The growth rate decreases with years, from A.
    [Show full text]
  • Appendix D an Alternative to RISC: the Intel 80X86
    D.1 Introduction D-2 D.2 80x86 Registers and Data Addressing Modes D-3 D.3 80x86 Integer Operations D-6 D.4 80x86 Floating-Point Operations D-10 D.5 80x86 Instruction Encoding D-12 D.6 Putting It All Together: Measurements of Instruction Set Usage D-14 D.7 Concluding Remarks D-20 D.8 Historical Perspective and References D-21 D An Alternative to RISC: The Intel 80x86 The x86 isn’t all that complex—it just doesn’t make a lot of sense. Mike Johnson Leader of 80x86 Design at AMD, Microprocessor Report (1994) © 2003 Elsevier Science (USA). All rights reserved. D-2 I Appendix D An Alternative to RISC: The Intel 80x86 D.1 Introduction MIPS was the vision of a single architect. The pieces of this architecture fit nicely together and the whole architecture can be described succinctly. Such is not the case of the 80x86: It is the product of several independent groups who evolved the architecture over 20 years, adding new features to the original instruction set as you might add clothing to a packed bag. Here are important 80x86 milestones: I 1978—The Intel 8086 architecture was announced as an assembly language– compatible extension of the then-successful Intel 8080, an 8-bit microproces- sor. The 8086 is a 16-bit architecture, with all internal registers 16 bits wide. Whereas the 8080 was a straightforward accumulator machine, the 8086 extended the architecture with additional registers. Because nearly every reg- ister has a dedicated use, the 8086 falls somewhere between an accumulator machine and a general-purpose register machine, and can fairly be called an extended accumulator machine.
    [Show full text]
  • System Design for a Computational-RAM Logic-In-Memory Parailel-Processing Machine
    System Design for a Computational-RAM Logic-In-Memory ParaIlel-Processing Machine Peter M. Nyasulu, B .Sc., M.Eng. A thesis submitted to the Faculty of Graduate Studies and Research in partial fulfillment of the requirements for the degree of Doctor of Philosophy Ottaw a-Carleton Ins titute for Eleceical and Computer Engineering, Department of Electronics, Faculty of Engineering, Carleton University, Ottawa, Ontario, Canada May, 1999 O Peter M. Nyasulu, 1999 National Library Biôiiothkque nationale du Canada Acquisitions and Acquisitions et Bibliographie Services services bibliographiques 39S Weiiington Street 395. nie WeUingtm OnawaON KlAW Ottawa ON K1A ON4 Canada Canada The author has granted a non- L'auteur a accordé une licence non exclusive licence allowing the exclusive permettant à la National Library of Canada to Bibliothèque nationale du Canada de reproduce, ban, distribute or seU reproduire, prêter, distribuer ou copies of this thesis in microform, vendre des copies de cette thèse sous paper or electronic formats. la forme de microficbe/nlm, de reproduction sur papier ou sur format électronique. The author retains ownership of the L'auteur conserve la propriété du copyright in this thesis. Neither the droit d'auteur qui protège cette thèse. thesis nor substantial extracts fkom it Ni la thèse ni des extraits substantiels may be printed or otherwise de celle-ci ne doivent être imprimés reproduced without the author's ou autrement reproduits sans son permission. autorisation. Abstract Integrating several 1-bit processing elements at the sense amplifiers of a standard RAM improves the performance of massively-paralle1 applications because of the inherent parallelism and high data bandwidth inside the memory chip.
    [Show full text]
  • Historical Perspective and Further Reading 162.E1
    2.21 Historical Perspective and Further Reading 162.e1 2.21 Historical Perspective and Further Reading Th is section surveys the history of in struction set architectures over time, and we give a short history of programming languages and compilers. ISAs include accumulator architectures, general-purpose register architectures, stack architectures, and a brief history of ARMv7 and the x86. We also review the controversial subjects of high-level-language computer architectures and reduced instruction set computer architectures. Th e history of programming languages includes Fortran, Lisp, Algol, C, Cobol, Pascal, Simula, Smalltalk, C+ + , and Java, and the history of compilers includes the key milestones and the pioneers who achieved them. Accumulator Architectures Hardware was precious in the earliest stored-program computers. Consequently, computer pioneers could not aff ord the number of registers found in today’s architectures. In fact, these architectures had a single register for arithmetic instructions. Since all operations would accumulate in one register, it was called the accumulator , and this style of instruction set is given the same name. For example, accumulator Archaic EDSAC in 1949 had a single accumulator. term for register. On-line Th e three-operand format of RISC-V suggests that a single register is at least two use of it as a synonym for registers shy of our needs. Having the accumulator as both a source operand and “register” is a fairly reliable indication that the user the destination of the operation fi lls part of the shortfall, but it still leaves us one has been around quite a operand short. Th at fi nal operand is found in memory.
    [Show full text]
  • The Birth, Evolution and Future of Microprocessor
    The Birth, Evolution and Future of Microprocessor Swetha Kogatam Computer Science Department San Jose State University San Jose, CA 95192 408-924-1000 [email protected] ABSTRACT timed sequence through the bus system to output devices such as The world's first microprocessor, the 4004, was co-developed by CRT Screens, networks, or printers. In some cases, the terms Busicom, a Japanese manufacturer of calculators, and Intel, a U.S. 'CPU' and 'microprocessor' are used interchangeably to denote the manufacturer of semiconductors. The basic architecture of 4004 same device. was developed in August 1969; a concrete plan for the 4004 The different ways in which microprocessors are categorized are: system was finalized in December 1969; and the first microprocessor was successfully developed in March 1971. a) CISC (Complex Instruction Set Computers) Microprocessors, which became the "technology to open up a new b) RISC (Reduced Instruction Set Computers) era," brought two outstanding impacts, "power of intelligence" and "power of computing". First, microprocessors opened up a new a) VLIW(Very Long Instruction Word Computers) "era of programming" through replacing with software, the b) Super scalar processors hardwired logic based on IC's of the former "era of logic". At the same time, microprocessors allowed young engineers access to "power of computing" for the creative development of personal 2. BIRTH OF THE MICROPROCESSOR computers and computer games, which in turn led to growth in the In 1970, Intel introduced the first dynamic RAM, which increased software industry, and paved the way to the development of high- IC memory by a factor of four.
    [Show full text]
  • Motorola 68000 Opcodes
    Motorola 68000 CPU Opcodes Mnemonic Size Single Effective Address Operation Word Data Mnemonic Size Single Effective Address Operation Word Data Addressing Mode Format M Xn ORI to CCR B 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 B I RTE 0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 Data register Dn 0 0 0 reg ORI to SR W 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 W I RTS 0 1 0 0 1 1 1 0 0 1 1 1 0 1 0 1 Address register An 0 0 1 reg ORI B W L 0 0 0 0 0 0 0 0 S M Xn I TRAPV 0 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 Address (An) 0 1 0 reg ANDI to CCR B 0 0 0 0 0 0 1 0 0 0 1 1 1 1 0 0 B I RTR 0 1 0 0 1 1 1 0 0 1 1 1 0 1 1 1 Address with Postincrement (An)+ 0 1 1 reg ANDI to SR W 0 0 0 0 0 0 1 0 0 1 1 1 1 1 0 0 W I JSR 0 1 0 0 1 1 1 0 1 0 M Xn Address with Predecrement -(An) 1 0 0 reg ANDI B W L 0 0 0 0 0 0 1 0 S M Xn I JMP 0 1 0 0 1 1 1 0 1 1 M Xn Address with Displacement (d16, An) 1 0 1 reg SUBI B W L 0 0 0 0 0 1 0 0 S M Xn I MOVEM W L 0 1 0 0 1 D 0 0 1 S M Xn W M Address with Index (d8, An, Xn) 1 1 0 reg ADDI B W L 0 0 0 0 0 1 1 0 S M Xn I LEA L 0 1 0 0 An 1 1 1 M Xn Program Counter with Displacement (d16, PC) 1 1 1 0 1 0 EORI to CCR B 0 0 0 0 1 0 1 0 0 0 1 1 1 1 0 0 B I CHK W 0 1 0 0 Dn 1 1 0 M Xn Program Counter with Index (d8, PC, Xn) 1 1 1 0 1 1 EORI to SR W 0 0 0 0 1 0 1 0 0 1 1 1 1 1 0 0 W I ADDQ B W L 0 1 0 1 Data 0 S M Xn Absolute Short (xxx).W 1 1 1 0 0 0 EORI B W L 0 0 0 0 1 0 1 0 S M Xn I SUBQ B W L 0 1 0 1 Data 1 S M Xn Absolute Long (xxx).L 1 1 1 0 0 1 CMPI B W L 0 0 0 0 1 1 0 0 S M Xn I Scc B 0 1 0 1 Condition 1 1 M Xn Immediate #imm 1 1 1 1 0 0 BTST B L 0 0 0 0 1 0 0
    [Show full text]