DOCSLIB.ORG

Voltage-Level Translation Guide (Rev. H)

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Voltage-Level Translation Guide (Rev. H) Voltage Level Translation Guide Auto-Direction Sensing Direction Controlled Application-Specific ti.com/voltageleveltranslation 2014 Translation Guide Single-Supply Translators Table of Contents Single-Supply Translation Logic Introduction Single-Power Supply Translator Table of Contents In today’s complex and high-performance SN74AUP1Txx system environment, higher levels of Overview AUP technology is the industry’s lowest-power logic technology designed . The Key Features functional integration have led to lower Introduction . 2 SN74AUP1Txx is designed for logic-level translation applications with input switching • Low power consumption: ICC 0 .5 μA power consumption CMOS process levels that accept 1 .8-V LVCMOS signals, while operating from either a single 3 .3-V or • Schmitt-Trigger input: ΔVT = 210 mV, technologies operating at lower supply Single-Supply Translators 2 .5-V VCC supply . reject input noise voltage levels . The ability to mix, match Single-Supply Translation Logic . 3 The SN74AUP1Txx with configurable logic function (‘57,’58,’97,’98) can be easily • Nine configurable gate logic functions and support the simultaneous use of configured to perform a required gate function by connecting A, B, and C inputs to • ESD performance tested per JESD 22 different operating supply voltage levels Dual-Supply Translators V or ground (see datasheet) .Up to nine commonly used logic gate functions can be 2000-V human-body model on the same circuit board has led to the Five Classes of Voltage Translators . 4 CC performed . (A114-B, Class II) need for voltage-level translation . Bidirectional Voltage Translators . 5 1000-V charged-device model (C101) To remedy this problem of logic-threshold Single supply translators Auto-Direction Sensing Translators . 6 Applications incompatibility between the driver output Configurable Translators with Direction Control Portfolio . 8 • Personal electronics thresholds and receiver input thresholds, • Computing a voltage-level translator device from Configurable Unidirectional Translators . 9 • Industrial Texas Instruments should be used to Application Specific Translators . 10 Processor Peripheral • Automotive accomplish this . Translators by Application . 12 • Telecom To assist circuit design and system Dual Supply Translators by Bit Count . 13 engineers with their operating speed and SN74AUP1Txx lower-operating voltage level-translation Single and Dual-Supply Translators needs, Texas Instruments (TI) offers a Translators by Bit Count . 14 SN74AUP1Txx functional block diagram comprehensive voltage translation portfolio Additional Translators including dual-supply level translators; Get more information: ti.com/product/SN74AUP1Txx auto-direction sensing translators for FET Switches . 15 both push-pull buffered and open-drain Overvoltage-Tolerant Devices and TTL-Compatible Inputs and applications; and hybrid application- Open-Drain Output Devices . 15 specific translators optimized for today’s Single-Power Supply Translator constantly emerging signal standards . Resources SN74LVxTx Translation devices are needed in various Worldwide Technical Support . 16 SN74LV1T00 is a low voltage CMOS gate logic that operates at a wider voltage range Key Features markets such as consumer electronic, allowing generations of desired output levels to connect to controllers or processors . • Single-supply voltage 1 .8-5 .0 V VCC portable, computing, and networking The output level is referenced to the supply voltage and is able to support 1 .8 V/2 .5 • Operating range of 1 .8 V to 5 .5 V applications—wherever the need exists V/3 .3/5 V CMOS levels . • Up translation to interface lower operating processors 1 .2 V to 1 .8 V; 1 .8 V to 2 .5 V The input is designed with a lower threshold circuit to match 1 .8 V input logic at VCC = with higher operating legacy peripherals . 1 .8 V to 3 .3 V; 3 .3 V to 5 .0 V 3 .3 V and can be used in 1 .8 V to 3 .3 V level up translation . In addition, the 5 V tolerant • Down translation input pins enable down translation (e .g . 3 .3 V to 2 .5 V output at VCC = 2 .5 V) . Stereo Audio Subsystem Connectivity Display Subsystem 3 .3/2 .5 V to 1 .8 V; 5 .0/3 .3 V to 2 .5 V Headphone (Optional) Bluetooth® Haptics The SN74LV1T00 is designed with current-drive capability of 8 mA to reduce line WLAN Vibrator 5 .0 V to 3 .3 V SDIO/Audio reflections, overshoot, and undershoot caused by high-drive outputs . • –40°C to 125°C operating temperature Audio 3-axis Codec Accelerometer range Base-Band Signals Speaker Level Shifting Light • Packages available: SC-70 (DCK) C/SPI 2 Sensor I Shifting I2S Touch 2 mm × 1 .25 mm (DCK) I2C/SPI 2 I C I2C Screen Shifting Controller LCD 2 .9 mm × 1 .6 mm (DBV) Display Microphone Application Processor DSS Display • Supports standard logic pinouts Shifting Applications SDIO SD CARD • Industrial controllers Level Shifting IC-USB Level Shifting • Telecom SD Card SIM Card Level Shifting • Portable applications IC-USB • Servers SN74LVxTxx functional block diagram • PC and notebooks SIM Card • Automotive Get more information: ti.com/product/SN74LVxTxx Portable electronic block diagram 2 | Translation Guide 2014 Texas Instruments Texas Instruments Translation Guide 2014 | 3 Dual-Supply Translators Dual-Supply Translators Five Classes of Voltage Translators Bidirectional Voltage Translators Bidirectional Multi-Voltage Translator LSF010x The LSF family are bidirectional voltage level translators operational from 1 .0 V to Key Features 4 .5 V (VREF_A) and 1 .8 V to 5 .5 V (VREF_B) . This allows bidirectional voltage translations • Provides bidirectional voltage translation Auto-direction sensing translators Bidirectional multi-voltage for Dual-supply between 1 .0 V and 5 .0 V without the need for a direction terminal in open-drain • Less than 1 .5 ns max propagation delay for open-drain applications open-drain & push-pull translators configurable translators or push-pull applications . LSF family supports level translation applications with • High speed translation > 100 MHz transmission speeds greater than 100 Mbps for open-drain systems utilizing a 30 pF • Supports hot insertion capacitance and 250Ω pull-up resistor . • 5 V Tolerance I/O port to support TTL The low Ron of the switch allows connections to be made with minimal propagation • Low ron provides less signal distortion VccA VccB VccA VccB VccA VccB delay and signal distortion . Assuming the higher voltage is on the Bn port . • Flow-through pinout for ease PCB trace routing • –40°C to 125°C operating temperature range A B A B A B VccA VccB • ESD performance tested per JESD 22 DIR Applications • GPIO, MDIO, PMBus, SMBus, SDIO, TXS010x/E LSF0101/LSF0102/LSF0108 SN74AVCxT45/245/234/244 UART, I2C, and other interfaces in and SN74LVCxT45/245 Processor Peripheral telecom infrastructure • Industrial • Personal computing LSF010x functional block diagram • Automotive Application-specific translators Get more information: ti.com/product/LSF010x Auto-direction sensing translators (memory card and SIM card interfaces) GTL2014 4-Bit LVTTL to GTL Bidirectional Transceiver SN74GTL2014 VccA VccB VccA VccB The SN74GTL2014 is a 4-bits translator to interface between 3 .3-V LVTTL chip set Key Features I/O and Xeon processor GTL–/GTL/GTL+ I/O . The SN74GTL2014 integrates ESD • Operates as a GTL–/GTL/GTL+ to protection cells on all terminals and is available in a TSSOP package (5 .0 mm × 4 .4 mm) . LVTTL or LVTTL to GTL–/GTL/GTL+ CMD_A CMD_B The device is characterized over the free air temperature range of –40°C to 85°C . translator A B 4 4 • The LVTTL input are tolerant up to 5 .5 V DATA_A DATA_B GTL2014PW allowing direct access to TTL or 5V CMOS CLK_A CLK_B • The GTL input/output operate up to B0 + A0 - 3 .6 V, allowing the device to be used in TXB010x and TXB030x TXS02xxx and TXS45xx high voltage open-drain applications DIR 1 14 V CC • VREF goes down to 0 .5 V for low voltage B0 2 13 A0 + B1 - A1 CPU usage B1 3 12 A1 • Partial power-down permitted VREF 4 GTL2014PW 11 GDN B2 5 10 A2 • Latch-up protection exceed 500 mA B2 + A2 B3 6 9 A3 - per JESD78 GND 7 8 GND • ESD protection on all terminals 2k V HBM, JESD22-A114 B3 + A3 - 1k V CDM, IEC61000-4-2 Applications VREF DIR • Server SN74GTL2014 functional block diagram • Base station • Wireline communication Get more information: ti.com/product/SN74GTL2014 4 | Translation Guide 2014 Texas Instruments Texas Instruments Translation Guide 2014 | 5 Dual-Supply Translators Dual-Supply Translators Auto-Direction Sensing Translators Auto-Direction Sensing Translators Auto-Direction Sensing Translator Portfolio Bidirectional, Auto-Direction Sensing Translators Key Features TI’s auto-direction sensing translation devices are ideal for point-to-point topologies when • Auto-direction sensing — TXB010x interfacing devices may be operating at different interface voltage levels . They improve no direction control signal needed These non-inverting translators use two separate configurable power-supply rails . The Key Features connectivity between next-generation processors and peripheral devices by eliminat- • Automatic reconfigurable I/O buffers — A port is designed to track VCCA . VCCA accepts any supply voltage from 1 .2 V to 3 .6 V . • Optimized for push-pull drivers ing the requirement for direction-control signals used by traditional voltage-level transla- each I/O port is configured The B port is designed to track VCCB . VCCB accepts any supply voltage from 1 .65 V to • 100 Mbps max data rate transfer tion devices . This decreases the control software complexity while saving valuable GPIO as both an input and an output 5 .5 V . This allows for universal low-voltage bidirectional translation between any of the • VCC isolation feature signals on core processors . • Integrated pull-up resistors — 1 .2-V, 1 .5-V, 1 .8-V, 2 .5-V, 3 .3-V, and 5-V voltage nodes . VCCA should not exceed VCCB . • OE input circuit referenced to VCCA provides modest DC-bias and • Low power consumption When the output-enable (OE) input is low, all outputs are placed in the high-impedance current sourcing capabilities while • I supports operation in partial- state .
Load more

Recommended publications
  • Anr018 Gnss I2c Communication
    ANR018 GNSS I2C COMMUNICATION VERSION 1.2 JUNE 2, 2021 Revision history Manual Notes Date version 1.0 • Initial version June 2020 1.1 • Figure 7 and 8 updated July 2020 1.2 • Updated Chapter 3 June 2021 ANR018 GNSS I2C Communication version 1.2 © June 2021 www.we-online.com/wireless-connectivity 1 Abbreviations and abstract Abbreviation Description ASCII American Standard Code for Information Interchange CTS Clear to send I2C Inter-IC bus GND Ground GNSS Global Navigation Satellite System HIGH Digital (logic) high level IC Integrated Circuit IDC Insulation Displacement Contact LOW Digital (logic) low level µC Microcontroller NMEA National Marine Electronics Association OSP One Socket Protocol PC Personal Computer RTS Request to send SCL Serial Clock SDA Serial Data USB Universal Serial Bus ANR018 GNSS I2C Communication version 1.2 © June 2021 www.we-online.com/wireless-connectivity 2 Contents 1 Introduction5 2 I2C Digital interface6 2.1 General characteristics..............................6 2.2 SDA and SCL logic levels............................6 2.3 Communication phase..............................6 2.3.1 Idle state.................................6 2.3.2 START(S) and STOP(P) condition...................7 2.3.3 Data validity...............................7 2.3.4 Data format...............................8 2.3.5 Acknowledge and No-Acknowledge..................8 2.3.6 Addressing the GNSS module.....................8 2.3.7 GNSS communication protocol....................9 2.4 I2C timing parameters..............................9 3 Hardware Setup 10 3.1 Hardware Setup - 1.8V.............................. 10 3.2 Evaluation Board Modification - 1.8V...................... 11 3.3 Hardware Setup - Erinome-I........................... 13 3.4 Evaluation Board Modification - Erinome-I................... 14 4 Application Example 16 4.1 Total Phase Aardvark host adapter......................
    [Show full text]
  • 48-Bit, High Current, Logic Level Digital I/O Board for PCI
    User's Guide http://www.omega.com e-mail: [email protected] CIO-DIO48 CIO-DIO48H CIO-DIO96 CIO-DIO192 INTRODUCTION ................................... 1 Cable from DIO board QUICK START ..................................... 2 plugs into connector TM labeled IN Cable to second ERB or INSTALL THE INSTACAL SOFTWARE .................... 2 TM SSR board plugs into RUN INSTACAL ..................................... 2 connector labeled OUT OPERATION ....................................... 4 INSTALLATION ...................................... 4 BASE ADDRESS ...................................... 4 WAIT STATE JUMPER .................................. 6 INSTALLING THE CIO-DIO IN THE COMPUTER ............... 6 CABLING TO THE DIO CONNECTOR ....................... 7 SIGNAL CONNECTION - CIO-DIO48 ........................ 7 UNCONNECTED INPUTS FLOAT .......................... 8 CONNECTOR DIAGRAM ................................ 8 Cable from DIO board Cable to second ERB or ARCHITECTURE ................................... 9 plugs into connector SSR board plugs into labeled IN connector labeled OUT 82C55 CONTROL & DATA REGISTERS ...................... 9 82C55 DIGITAL I/O REGISTERS .......................... 11 SPECIFICATIONS ................................. 14 POWER CONSUMPTION ............................... 14 DIGITAL I/O ........................................ 15 ELECTRONICS AND INTERFACING ................. 16 PULL UP & PULL DOWN RESISTORS ...................... 16 UNCONNECTED INPUTS FLOAT ......................... 18 CIO-ERB-24 and SSR-RACK24 provide
    [Show full text]
  • Voltage Translation How to Manage Mixed-Voltage Designs with NXP Level Translators SECTION 1.0 Why Voltage Translation Matters
    Voltage translation How to manage mixed-voltage designs with NXP level translators SECTION 1.0 Why voltage translation matters Table of contents In recent years, voltage translation has become an important part of electronic design, especially in portable 1.0 Why voltage translation matters 3 applications. That’s because the latest data and application processors for mobile applications are typically 2.0 Unidirectional level translators 7 produced in advanced, low-power CMOS process technologies that use a supply voltage of 1.8 V or lower, but the peripherals they connect to, including memories, image sensors, relays, and RF transceivers, are more 2.1 Low-to-high level translation 7 likely to use older, lower-cost process technologies that operate at higher levels, at or above 3 or 5 V. Voltage- 2.2 High-to-low level translation 10 level translators (Figure 1-1) enable these different devices to work together, without producing damaging current flow or signal loss, so the system operates more efficiently and saves power. 3.0 Bidirectional level translators with direction pin 12 4.0 Bidirectional level translators with auto direction sensing 14 AC/DC Battery 4.1 Active devices for bidirectional translation with auto direction 14 charger 4.2 Passive devices for bidirectional translation with auto direction 19 5.0 Application-specific level translators 28 Memory Charger PMU SIM card 5.1 Translators for use with SIM cards 28 card 5.2 I2C muxes and switches that also perform bidirectional translation 30 Audio Cellular & RF, GPS, connectity Voltage-level translators WLAN, BT radio Blinker black light Voltage- Voltage- level Processor level translators translators Flash MCU, special I2C, MIPI, NFC/RFID function µC SPI UART Camera Voltage-level translators Display USB Keypad Sensor HDMI Figure 1-1.
    [Show full text]
  • Logic Families
    Logic Families PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Mon, 11 Aug 2014 22:42:35 UTC Contents Articles Logic family 1 Resistor–transistor logic 7 Diode–transistor logic 10 Emitter-coupled logic 11 Gunning transceiver logic 16 Transistor–transistor logic 16 PMOS logic 23 NMOS logic 24 CMOS 25 BiCMOS 33 Integrated injection logic 34 7400 series 35 List of 7400 series integrated circuits 41 4000 series 62 List of 4000 series integrated circuits 69 References Article Sources and Contributors 75 Image Sources, Licenses and Contributors 76 Article Licenses License 77 Logic family 1 Logic family In computer engineering, a logic family may refer to one of two related concepts. A logic family of monolithic digital integrated circuit devices is a group of electronic logic gates constructed using one of several different designs, usually with compatible logic levels and power supply characteristics within a family. Many logic families were produced as individual components, each containing one or a few related basic logical functions, which could be used as "building-blocks" to create systems or as so-called "glue" to interconnect more complex integrated circuits. A "logic family" may also refer to a set of techniques used to implement logic within VLSI integrated circuits such as central processors, memories, or other complex functions. Some such logic families use static techniques to minimize design complexity. Other such logic families, such as domino logic, use clocked dynamic techniques to minimize size, power consumption, and delay. Before the widespread use of integrated circuits, various solid-state and vacuum-tube logic systems were used but these were never as standardized and interoperable as the integrated-circuit devices.
    [Show full text]
  • PCI System Architecture Fourth Edition
    world-class technical training Are your company’s technical training needs being addressed in the most effective manner? MindShare has over 25 years experience in conducting technical training on cutting-edge technologies. We understand the challenges companies have when searching for quality, effective training which reduces the students’ time away from work and provides cost-effective alternatives. MindShare offers many fl exible solutions to meet those needs. Our courses are taught by highly-skilled, enthusiastic, knowledgeable and experienced instructors. We bring life to knowledge through a wide variety of learning methods and delivery options. training that fi ts your needs MindShare recognizes and addresses your company’s technical training issues with: • Scalable cost training • Customizable training options • Reducing time away from work • Just-in-time training • Overview and advanced topic courses • Training delivered effectively globally • Training in a classroom, at your cubicle or home offi ce • Concurrently delivered multiple-site training MindShare training courses expand your technical skillset 2 PCI Express 2.0 ® 2 Serial Attached SCSI (SAS) 2 Intel Core 2 Processor Architecture 2 DDR2/DDR3 DRAM Technology 2 AMD Opteron Processor Architecture 2 PC BIOS Firmware 2 Intel 64 and IA-32 Software Architecture 2 High-Speed Design 2 Intel PC and Chipset Architecture 2 Windows Internals and Drivers 2 PC Virtualization 2 Linux Fundamentals 2 USB 2.0 ... and many more. 2 Wireless USB All courses can be customized to meet your 2 Serial
    [Show full text]
  • Multi-Valued Logic and Standard IEEE 1164
    Multi-valued logic and standard IEEE 1164 Jian-Jia Chen (Slides are based on Peter Marwedel) TU Dortmund, Informatik 12 2010 © Springer, 2015年 11 月 10 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. technische universität fakultät für © JJ Chen and P.Marwedel, dortmund informatik Informatik 12, 2014 - 1 - Abstraction of electrical signals § Complete analog simulation at the circuit level would be time-consuming F We try to use digital values and DE simulation as long as possible F However, using just 2 digital values would be too restrictive (as we will see) technische universität fakultät für © JJ Chen and P.Marwedel, dortmund informatik Informatik 12, 2014 - 2 - How many logic values for modeling ? Two ('0' and '1') or more? If real circuits have to be described, some abstraction of the driving strength is required. F We introduce the distinction between: § the logic level (as an abstraction of the voltage) and § the strength (as an abstraction of the current drive capability) of a signal. The two are encoded in logic values. F CSA (connector, switch, attenuator) - theory [Hayes] technische universität fakultät für © JJ Chen and P.Marwedel, dortmund informatik Informatik 12, 2014 - 3 - 1 signal strength Logic values '0' and '1'. Both of the same strength. Encoding false and true, respectively. technische universität fakultät für © JJ Chen and P.Marwedel, dortmund informatik Informatik 12, 2014 - 4 - 2 signal strengths Many subcircuits can effectively disconnect themselves from the rest of the circuit (they provide “high impedance“ values to the rest of the circuit). Example: subcircuits with open collector or tri-state outputs.
    [Show full text]
  • MT-098: Low Voltage Logic Interfacing
    MT-098 TUTORIAL Low Voltage Logic Interfacing INTRODUCTION For nearly 20 years, the standard VDD for digital circuits was 5 V. This voltage level was used because bipolar transistor technology required 5 V to allow headroom for proper operation. However, in the late 1980s, Complimentary Metal Oxide Semiconductor (CMOS) became the standard for digital IC design. This process did not necessarily require the same voltage levels as TTL circuits, but the industry adopted the 5 V TTL standard logic threshold levels to maintain backward compatibility with older systems (Reference 1). The current revolution in supply voltage reduction has been driven by demand for faster and smaller products at lower costs. This push has caused silicon geometries to drop from 2 µm in the early 1980s to 0.90 nm and 45 nm that is used in many of today's latest FPGA, microprocessor, and DSP designs. As feature sizes have become increasingly smaller, the voltage for optimum device performance has also dropped below the 5 V level. This is illustrated in the current FPGAs, microprocessors, and DSPs, where the optimum core operating voltage can be as low as 1 V or less. The strong interest in lower voltage DSPs is clearly visible in the shifting sales percentages for 5 V and 3.3 V parts. Sales growth for 3.3 V DSPs has increased at more than twice the rate of the rest of the DSP market (30% for all DSPs versus more than 70% for 3.3 V devices). This trend will continue as the high volume/high growth portable markets demand signal processors that contain all of the traits of the lower voltage DSPs.
    [Show full text]
  • Logic-Level Translation 3.3V 1.8V
    Logic-level translation 3.3V 1.8V Electronic design has changed considerably since the R INPUT days when TTL and 5V CMOS were the dominant OUTPUT standards for logic circuits. The increasing complexity of 4.7kΩ CSTRAY modern electronic systems has led to lower voltage logic, APPROX which in turn can cause incompatibility between input 20pF and output levels for the logic families within a system. It is not unusual, for example, that a digital section operating at 1.8V must communicate with an analog subsection operating at 3.3V. This article examines the basics of logic operation and considers, primarily for Figure 1. A resistor-diode topology is one alternative technique to serial-data systems, the available methods for translating translation in both directions on the same signal line. between different domains of logic voltage. select. Data in and data out are also known as master in, The need for logic-level translation slave out (MISO) and master out, slave in (MOSI). SPI can be clocked in excess of 20Mbps, and is driven by The growth of digital ICs that feature incompatible CMOS push-pull logic. As SPI is unidirectional, voltage rails, lower VDD rails, or dual rails for VCORE and translation in both directions on the same signal line is VI/O has made the translation of logic levels necessary. unnecessary. This makes level translation simpler, The use of mixed-signal ICs with lower supply voltages because you can employ simple techniques involving that have not kept pace with those of their digital counter- resistors and diodes (Figure 1) or discrete/digital parts also creates the need for logic-level translation.
    [Show full text]
  • Circuit Design with VHDL Volnei A
    46183Pedroninew 2004-10-11 14:06 Page 1 Circuit Design Circuit Circuit Design with VHDL Volnei A. Pedroni This textbook teaches VHDL using system examples com- bined with programmable logic and supported by laboratory exercises. While other textbooks concentrate only on lan- guage features, Circuit Design with VHDL offers a fully inte- grated presentation of VHDL and design concepts by including a large number of complete design examples, illustrative circuit diagrams, a review of fundamental design concepts, fully explained solutions, and simulation results. The text presents the information concisely yet completely, discussing in detail all indispensable features of the VHDL synthesis. The book is organized in a clear progression, with the first part covering the circuit level, treating foundations of VHDL and fundamental coding, while the second part cov- ers the system level (units that might be located in a library for code sharing, reuse, and partitioning), expanding upon the earlier chapters to discuss system coding. Part I, “Circuit Design,” examines in detail the back- ground and coding techniques of VHDL, including code structure, data types, operators and attributes, concurrent with Circuit Design and sequential statements and code, objects (signals, vari- ables, and constants), design of finite state machines, and examples of additional circuit designs. Part II, “System with Design,” builds on the material already presented, adding VHDL elements intended mainly for library allocation; it examines VHDL packages and components, functions and procedures, and additional examples of system design. Appendixes on pro- Volnei A. Pedroni grammable logic devices (PLDs/FPGAs) and synthesis tools follow Part II. The book’s highly original approach of teach- ing through extensive system examples, as well as its unique integration of VHDL and design, makes it suitable both for use by students in computer science and electrical engineering.
    [Show full text]
  • Logic Selection Guide
    Logic Selection Guide NC7SV19 Decoder/Demultiplexer combines high speed at low voltages in MicroPak™ and SC70 6 Lead SC70 79 mils .007 in2 2.0 mm 4.2 mm2 49 mils 1.25 mm 35 mils 83 mils 0.9 mm 2.1 mm FXLP34 FXL Series Translators for 1.0V-3.6V Logic Levels in MicroPak and SC70 MicroPak 57 mils .002 in2 1.45 mm 1.45 mm2 21 mils Optoelectronics 0.55 mm 39 mils 1 mm FXLP34 NC7NZ04 Triple-Bit Logic in MicroPak 8 and US8 8 Terminal MicroPak Interface & Logic 62 mils .003 in2 1.6 mm 2.56 mm2 21 mils 0.55 mm 62 mils 1.6 mm Analog Discrete FSAL200 Quad Analog SPDT Switches 16 Terminal MLP 118 mils .014 in2 3 mm 9 mm2 118 mils 39 mils 3 mm 1 mm 16 Lead QSOP 193 mils 4.90 mm .045 in2 29.35 mm2 53 mils 1.35 mm 63 mils 1.60 mm Across the board. Around the world.™ Logic Selection Guide Logic Migration and Low-Voltage Transition How to use this guide The data on this page (page 2) give an HC historic overview of Fairchild’s available Mature 5V CD4000 AS 74C logic families. The Quick Reference Attributes charts on page 3 may be a good first step if a particular type performance needs emphasis. The Family Specifications Comparison chart on page 4 lists general FACT VHC FAST ABT Advanced 5V performance by operating voltage. ALS Propagation Delay and Power Consumption are then further detailed in charts on page 5.
    [Show full text]
  • Design and Implementation of a High-Speed PCI-Express Bridge Mandus Börjesson Håkan Gerner
    LiU-ITN-TEK-A--19/012--SE Design and implementation of a high-speed PCI-Express bridge Mandus Börjesson Håkan Gerner 2019-06-05 Department of Science and Technology Institutionen för teknik och naturvetenskap Linköping University Linköpings universitet nedewS ,gnipökrroN 47 106-ES 47 ,gnipökrroN nedewS 106 47 gnipökrroN LiU-ITN-TEK-A--19/012--SE Design and implementation of a high-speed PCI-Express bridge Examensarbete utfört i Elektroteknik vid Tekniska högskolan vid Linköpings universitet Mandus Börjesson Håkan Gerner Handledare Qin-Zhong Ye Examinator Adriana Serban Norrköping 2019-06-05 Upphovsrätt Detta dokument hålls tillgängligt på Internet – eller dess framtida ersättare – under en längre tid från publiceringsdatum under förutsättning att inga extra- ordinära omständigheter uppstår. Tillgång till dokumentet innebär tillstånd för var och en att läsa, ladda ner, skriva ut enstaka kopior för enskilt bruk och att använda det oförändrat för ickekommersiell forskning och för undervisning. Överföring av upphovsrätten vid en senare tidpunkt kan inte upphäva detta tillstånd. All annan användning av dokumentet kräver upphovsmannens medgivande. För att garantera äktheten, säkerheten och tillgängligheten finns det lösningar av teknisk och administrativ art. Upphovsmannens ideella rätt innefattar rätt att bli nämnd som upphovsman i den omfattning som god sed kräver vid användning av dokumentet på ovan beskrivna sätt samt skydd mot att dokumentet ändras eller presenteras i sådan form eller i sådant sammanhang som är kränkande för upphovsmannens litterära eller konstnärliga anseende eller egenart. För ytterligare information om Linköping University Electronic Press se förlagets hemsida http://www.ep.liu.se/ Copyright The publishers will keep this document online on the Internet - or its possible replacement - for a considerable time from the date of publication barring exceptional circumstances.
    [Show full text]
  • Section 5 – Digital Circuitry
    EE201: Digital Circuits and Systems 5 Digital Circuitry page 1 of 31 EE201: Digital Circuits and Systems Section 5 – Digital Circuitry 5.1 Classes - Bipolar Junction Transistors(BJTs) o TTL, LTTL, STTL, LSTTL o ECL, I(ntegrated)I(njection)L, D(Diode)TL - Metal Oxide Semiconductor (MOS) o PMOS, NMOS, CMOS 5.2 Operational Parameters 5.2.1 Voltage & Current Vxy => Voltage x defined as either Input or Output => Voltage y defines either logic high or low Ixy => Current x defined as either Input or Output => Current y defines either logic high or low VIH => Min voltage at input which can be ‘read’ as a 1(high) VIL => Max voltage at input which can be ‘read’ as a 0(low) VOH => Min voltage at output which allows a 1(high) VOL => Max voltage at output which can be ‘read’ as a 0(low) IIH => Input current when input = 1 IIL => Input current when input = 0 IOH => Output current when output = 1 IOL => Output current when output = 0 EE201: Digital Circuits and Systems 5 Digital Circuitry page 2 of 31 5V Logic 1 VIH VIL Logic 0 0V 5.2.2 Fan-out o Max amount of inputs driven by output. Example Determine the Fan-out of an NAND only circuit given the following values: IOH = 400 uA, IIH = 60 uA, IOL = 16 mA, IIL = 1.6 mA During high condition => Each NAND gate provides 400 uA current at output Each NAND gate sources 60 uA current at input. EE201: Digital Circuits and Systems 5 Digital Circuitry page 3 of 31 Fan-outHIGH = IOH / IIH = 400 / 60 = 6 (Rounded down since cannot drive part of a gate!) During low condition => Each NAND gate provides 16 mA current at output Each NAND gate sources 1.6 mA current at input.
    [Show full text]