CMOS-RF Power Amplifier for Wireless Communications

Total Page:16

File Type:pdf, Size:1020Kb

CMOS-RF Power Amplifier for Wireless Communications FACULDADE DE ENGENHARIA DA UNIVERSIDADE DO PORTO CMOS-RF Power Amplifier for Wireless Communications Daniel José Azevedo Oliveira Final report submitted for fulfillment of the Dissertation in the Integrated Master in Electrical and Computers Engineering Telecommunications Major Supervisor: Vítor Manuel Grade Tavares (PhD) Co-Supervisor: Manuel Cândido Duarte dos Santos (Eng) July 2009 c Daniel José Azevedo Oliveira, 2009 Abstract The present work addresses the study and implementation of a radio-frequency (RF) power amplifier (PA). Several classes of amplification are analyzed, from both the linear and the non- linear classes of amplification. From the non-linear class amplifiers, the current-mode class-D (CMCD) amplifier was the chosen, because it is a zero-voltage-switching (ZVS) amplifier but with a lower peak drain voltage than other ZVS amplifiers, like the class-E amplifier. Since CMOS devices have a low breakdown voltage, having a lower peak drain voltage is an important feature. The ZVS characteristic enables the CMCD to work at higher frequencies ideally without energy losses at each RF cycle, in opposition to its dual counterpart, the voltage-mode class-D (VMCD). Following the basic operation of the CMCD amplifier, a non-linear analysis is made starting with the impact of the load network quality factor, QL, on the amplifier performance. The second part of the non-linear analysis comprises a study to understand the impact of the inductor unloaded quality factor, along with QL, on the PA efficiency. It is concluded that lowering QL by increasing the RLC network inductor size, and decreasing the filter capacitance by the same factor, greatly improves the PA overall performance. A vast set of simulations is presented in this work. First the low QL approach that improves the PA performance is corroborated, achieving nearly 76% of drain efficiency with 16-dBm of output power. A small comparative study between a 90-nm and a 350-nm CMOS technology is also performed, showing that the selected 90-nm technology is better suited to implement the CMCD PA. The NMOS-RF I-V characteristic curves of both technologies are also shown in order to discuss the breakdown voltage of the transistors. The CMCD cascode topology is presented as a solution to increase the output power, sacrific- ing only a small percentage of the drain efficiency. Since with the cascode architecture there are two transistors at each branch, it is possible to raise the supply voltage to higher values than with the basic topology. A layout with the selected 90-nm CMOS technology, of the current-mode class-D PA cascode topology is presented. A group of post-layout simulations is performed with Assura and Cali- bre parasitic extractions, which leads to the need of a post-layout RLC filter re-tuning. After a correction in the RLC filter capacitance value, new Assura and Calibre parasitic extractions are performed producing good results. A 64:06% drain efficiency with Assura extraction and 62:81% with Calibre are achieved against the 66:18% drain efficiency of the ideal case. The output power is approximately 21-dBm with both parasitic extractions and in the ideal case. i ii Resumo O presente trabalho tem como objectivo o estudo e implementação de um amplificador de potência (PA) para rádio-frequência (RF). Várias classes de amplificadores são analisadas e destas, o amplificador de funcionamento classe-D em modo corrente (CMCD) é o seleccionado para implementação. Devido ao amplificador CMCD possuir a característica zero-voltage-switching (ZVS) e de ter uma tensão de pico no dreno dos transístores menor que o amplificador classe-E, também ele um amplificador ZVS, fazem dele a melhor opção para um estudo aprofundado e im- plementação. O facto de não existirem implementações desta classe em CMOS, reportadas até à data também teve influência na decisão. Após o estudo do funcionamento básico do amplificador classe-D em modo corrente, é efec- tuada uma análise ao impacto do factor de qualidade da rede de carga, QL, no desempenho do PA. A segunda parte desta análise não linear do comportamento do CMCD, é feita tendo em conta o impacto do factor de qualidade da bobine da rede RLC juntamente com QL. Daqui pode-se con- cluir que baixar o QL, aumentado o valor da bobine e diminuindo o valor do condensador de carga pelo mesmo factor, traduz-se num aumento de desempenho por parte do amplificador. Um vasto conjunto de simulações é apresentado neste trabalho. Nestas simulações o método de baixar o factor de qualidade da rede de carga é comprovado com recurso a uma tecnologia CMOS de 90-nm, obtendo-se aproximadamente 76% de eficiência de dreno com 16-dBm de potência de saída. Um estudo comparativo entre a tecnologia CMOS de 90-nm e outra de 350-nm é efectuado, onde se demonstra que a tecnologia de 90-nm é mais adequada à implementação do amplificador de potência. As curvas características I-V dos transístores de rádio-frequência NMOS, de ambas as tecnologias, são apresentadas para definir as tensões de quebra dos transístores. A topologia cascode do amplificador classe-D em modo corrente é apresentada como solução para aumentar a potência de saída do amplificador, sacrificando apenas uma pequena percentagem da eficiência de dreno. Este aumento de potência de saída do amplificador é possivel pois, com a topologia cascode temos dois transístores em cada ramo, o que nos permite aumentar a tensão de alimentação do circuito. Um layout do amplificador de potência CMCD desenhado na tecnologia CMOS 90-nm é ap- resentado. Foi necessário efectuar uma re-sintonização do filtro RLC após terem sido efectuadas simulações post-layout e os resultado não serem os esperados. Após a correcção na capacidade do filtro RLC, novas extracções parasitas do layout são efectuadas com as ferramentas Assura e Calibre produzindo bons resultados. Eficiências de dreno de 64:06% com o Assura e 62:18% com o Calibre foram atingidas contra os 66:18% do caso ideal. A potência de saída atingida é aproximadamente 21-dBm nas extrações parasitas e no caso ideal. iii iv Acknowledgments First of all I would like to thank my mother, father and brother for making the person I am today. Without you this work was not possible. To my girlfriend who always supported me whenever things went wrong, I would like to show my deepest appreciation. I would like to show my gratitude to both of my supervisors for all their support and encour- agement. To Professor Vítor Grade Tavares for his advises. To the Engineer and future PhD Cândido Duarte for always making me give the best of me, and for the initial idea which made this thesis possible. The Microelectronic Students’ Group at the Faculty of Engineering of the University of Porto, which I am a member since the beginning, also played an important role in this work. My interests in RF grew and were developed thanks to those hard Friday nights spent at the University, but it was worth it. Thanks to all the group members for the good times but mainly to its founders, who keep the group alive since its beginning. To all my other friends that are with me since the beginning of this course, thank you. For the study hours shared, the fun times spent and also for being there in the bad times. At last, I would like to show my gratitude to all my other friends that make part of my life and always bring me something positive into it. I hope I also bring something positive into your life. Daniel José Azevedo Oliveira v vi “An expert is a man who has made all the mistakes which can be made in a very narrow field.” Niels Bohr vii viii Contents 1 Introduction1 1.1 Motivation . .1 1.2 Bluetooth features . .2 1.3 Power amplifiers overview . .4 1.3.1 Linear amplifiers . .4 1.3.2 Non-linear amplifiers . .8 1.4 State of the art . 12 1.4.1 Amplifiers for Bluetooth . 12 1.4.2 Class-D−1 amplifiers . 13 2 Class-D−1 Power Amplifier 17 2.1 Current-Mode Class-D power amplifier . 17 2.2 Basic operation . 18 2.3 Ideal analysis . 20 2.4 Non-ideal analysis . 25 2.4.1 Impact of QL in the circuit performance . 25 2.4.2 Influence of Qu in the circuit performance . 27 2.5 Summary . 33 3 Simulations 35 3.1 Pre-layout simulations . 35 3.1.1 Lowering the QL factor . 35 3.1.2 Impact of the transistors size . 36 3.1.3 90-nm versus 350-nm . 38 3.1.4 CMCD PA cascode configuration . 40 3.1.5 Power control . 41 3.1.6 PA re-tuning . 43 3.2 Power amplifier layout . 44 3.2.1 Post-layout Simulations . 45 3.3 Summary . 47 4 Conclusion 49 4.1 Achievements . 49 4.2 Future work . 50 A Power Amplifier Layout 53 References 55 ix x CONTENTS List of Figures 1.1 Bluetooth modulation schemes. .3 1.2 Power amplifier classes and groups. .4 1.3 Linear power amplifier schematic. .5 1.4 Class-A amplifier drain current waveform (two RF cycles shown). .5 1.5 Class-B amplifier drain current waveform (two RF cycles shown). .6 1.6 Class-C amplifier drain current waveform (two RF cycles shown). .7 1.7 Efficiency of linear amplifiers. .8 1.8 Class-E power amplifier schematic. .9 1.9 Class-E drain current and voltage waveforms. .9 1.10 Class-F power amplifier schematic with 5th harmonic peaking. 10 1.11 Class-F drain current and voltage waveforms. 10 1.12 Class-F−1 power amplifier schematic with 5th harmonic peaking.
Recommended publications
  • RF CMOS Power Amplifiers: Theory, Design and Implementation the KLUWER INTERNATIONAL SERIES in ENGINEERING and COMPUTER SCIENCE
    RF CMOS Power Amplifiers: Theory, Design and Implementation THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor: Mohammed Ismail. Ohio State University Related Titles: POWER TRADE-OFFS AND LOW POWER IN ANALOG CMOS ICS M. Sanduleanu, van Tuijl ISBN: 0-7923-7643-9 RF CMOS POWER AMPLIFIERS: THEORY, DESIGN AND IMPLEMENTATION M.Hella, M.Ismail ISBN: 0-7923-7628-5 WIRELESS BUILDING BLOCKS J.Janssens, M. Steyaert ISBN: 0-7923-7637-4 CODING APPROACHES TO FAULT TOLERANCE IN COMBINATION AND DYNAMIC SYSTEMS C. Hadjicostis ISBN: 0-7923-7624-2 DATA CONVERTERS FOR WIRELESS STANDARDS C. Shi, M. Ismail ISBN: 0-7923-7623-4 STREAM PROCESSOR ARCHITECTURE S. Rixner ISBN: 0-7923-7545-9 LOGIC SYNTHESIS AND VERIFICATION S. Hassoun, T. Sasao ISBN: 0-7923-7606-4 VERILOG-2001-A GUIDE TO THE NEW FEATURES OF THE VERILOG HARDWARE DESCRIPTION LANGUAGE S. Sutherland ISBN: 0-7923-7568-8 IMAGE COMPRESSION FUNDAMENTALS, STANDARDS AND PRACTICE D. Taubman, M. Marcellin ISBN: 0-7923-7519-X ERROR CODING FOR ENGINEERS A.Houghton ISBN: 0-7923-7522-X MODELING AND SIMULATION ENVIRONMENT FOR SATELLITE AND TERRESTRIAL COMMUNICATION NETWORKS A.Ince ISBN: 0-7923-7547-5 MULT-FRAME MOTION-COMPENSATED PREDICTION FOR VIDEO TRANSMISSION T. Wiegand, B. Girod ISBN: 0-7923-7497- 5 SUPER - RESOLUTION IMAGING S. Chaudhuri ISBN: 0-7923-7471-1 AUTOMATIC CALIBRATION OF MODULATED FREQUENCY SYNTHESIZERS D. McMahill ISBN: 0-7923-7589-0 MODEL ENGINEERING IN MIXED-SIGNAL CIRCUIT DESIGN S. Huss ISBN: 0-7923-7598-X CONTINUOUS-TIME SIGMA-DELTA MODULATION FOR A/D CONVERSION IN RADIO RECEIVERS L.
    [Show full text]
  • Lecture #8 Power Amplifiers Instructor
    Integrated Technical Education Cluster Banna - At AlAmeeria ‎ © Ahmad El J-601-1448 Electronic Principals Lecture #8 Power Amplifiers Instructor: Dr. Ahmad El-Banna December 2014 Banna Agenda - Introduction © Ahmad El Series-Fed Class A Amplifier 2014 Dec Transformer-Coupled Class A Amplifier , Lec#8 Class B Amplifier Operation & Circuits 1448 , Amplifier Distortion - 601 - Power Transistor Heat Sinking J 2 Class C & Class D Amplifiers INTRODUCTION 3 J-601-1448 , Lec#8 , Dec 2014 © Ahmad El-Banna Banna Amplifier Classes - • In small-signal amplifiers, the main factors are usually amplification linearity and magnitude of gain. • Large-signal or power amplifiers, on the other hand, primarily provide sufficient power © Ahmad El to an output load to drive a speaker or other power device, typically a few watts to tens of watts. • The main features of a large-signal amplifier are the circuit’s power efficiency, the 2014 maximum amount of power that the circuit is capable of handling, and the impedance Dec matching to the output device. , • Amplifier classes represent the amount the output signal varies over one cycle of operation for a full cycle of input signal. Lec#8 Power Amplifier Classes: 1. Class A: The output signal varies 1448 , for a full 360° of the input signal. - • Bias at the half of the supply 601 - J 2. Class B: provides an output signal varying over one-half the input 4 signal cycle, or for 180° of signal. • Bias at the zero level Banna Amplifier Efficiency - Power Amplifier Classes … 3. Class AB: An amplifier may be biased at a dc level above the zero-base-current level of class B and above one-half the supply voltage level of class A.
    [Show full text]
  • Bias Circuits for RF Devices
    Bias Circuits for RF Devices Iulian Rosu, YO3DAC / VA3IUL, http://www.qsl.net/va3iul A lot of RF schematics mention: “bias circuit not shown”; when actually one of the most critical yet often overlooked aspects in any RF circuit design is the bias network. The bias network determines the amplifier performance over temperature as well as RF drive. The DC bias condition of the RF transistors is usually established independently of the RF design. Power efficiency, stability, noise, thermal runway, and ease to use are the main concerns when selecting a bias configuration. A transistor amplifier must possess a DC biasing circuit for a couple of reasons. • We would require two separate voltage supplies to furnish the desired class of bias for both the emitter-collector and the emitter-base voltages. • This is in fact still done in certain applications, but biasing was invented so that these separate voltages could be obtained from but a single supply. • Transistors are remarkably temperature sensitive, inviting a condition called thermal runaway. Thermal runaway will rapidly destroy a bipolar transistor, as collector current quickly and uncontrollably increases to damaging levels as the temperature rises, unless the amplifier is temperature stabilized to nullify this effect. Amplifier Bias Classes of Operation Special classes of amplifier bias levels are utilized to achieve different objectives, each with its own distinct advantages and disadvantages. The most prevalent classes of bias operation are Class A, AB, B, and C. All of these classes use circuit components to bias the transistor at a different DC operating current, or “ICQ”. When a BJT does not have an A.C.
    [Show full text]
  • UNIVERSITY of CALIFORNIA, SAN DIEGO CMOS RF Power Amplifier Design Approaches for Wireless Communications a Dissertation Submitt
    UNIVERSITY OF CALIFORNIA, SAN DIEGO CMOS RF Power Amplifier Design Approaches for Wireless Communications A dissertation submitted in partial satisfaction of the requirements for the degree Doctor of Philosophy in Electrical Engineering (Electronic Circuits and Systems) by Sataporn Pornpromlikit Committee in charge: Professor Peter M. Asbeck, Chair Professor Prabhakar R. Bandaru Professor Andrew C. Kummel Professor Lawrence E. Larson Professor Paul K.L. Yu 2010 Copyright Sataporn Pornpromlikit, 2010 All rights reserved. The dissertation of Sataporn Pornpromlikit is approved, and it is acceptable in quality and form for publication on micro- film and electronically: Chair University of California, San Diego 2010 iii DEDICATION To my family. iv EPIGRAPH ”Education is what remains after one has forgotten what one has learned in school.” — Albert Einstein v TABLE OF CONTENTS Signature Page................................... iii Dedication...................................... iv Epigraph.......................................v Table of Contents.................................. vi List of Figures.................................... viii List of Tables.................................... xi Acknowledgements................................. xii Vita......................................... xiv Abstract of the Dissertation............................. xv Chapter 1 Introduction.............................1 1.1 CMOS Technology and Scaling...............2 1.2 Toward Fully-Integrated CMOS Transceivers........4 1.3 Power Amplifier Design...................5
    [Show full text]
  • 5 Steps to Selecting the Right RF Power Amplifier
    modular rf 5 Steps to Selecting the Right RF Power Amplifier Jason Kovatch Sr. Development Engineer AR Modular RF, Bothell WA You need an RF power amplifier. You have measured the power of your signal and it is not enough. You may even have decided on a power level in Watts that you think will meet your needs. Are you ready to shop for an amplifier of that wattage? With so many variations in price, size, and efficiency for amplifiers that are all rated at the same number of Watts many RF amplifier purchasers are unhappy with their selection. Some of the unfortunate results of amplifier selection by Watts include: unacceptable distortion or interference, insufficient gain, premature amplifier failure, and wasted money. Following these 5 steps will help you avoid these mistakes. Step 1 - Know Your Signal Step 2 – Do the Math Step 3 - Window Shopping Step 4 - Compare Apples to Apples Step 5 – Shopping for Bells and Whistles Step 1 – Know Your Signal You need to know 2 things about your signal: what type of modulation is on the signal and the actual Peak power of your signal to be amplified. Knowing the modulation is the most important as it defines broad variations in amplifiers that will provide acceptable performance. Knowing the Peak power of your signal will allow you calculate your gain and/or power requirements, as shown in later steps. Signal Modulation and Power- CW, SSB, FM, and PM are Easy To avoid distortion, amplifiers need to be able to faithfully process your signal’s peak power.
    [Show full text]
  • 50V RF LDMOS an Ideal RF Power Technology for ISM, Broadcast and Commercial Aerospace Applications Freescale.Com/Rfpower I
    White Paper 50V RF LDMOS An ideal RF power technology for ISM, broadcast and commercial aerospace applications freescale.com/RFpower I. INTRODUCTION RF laterally diffused MOS (LDMOS) is currently the dominant device technology used in high-power RF power amplifier (PA) applications for frequencies ranging from 1 MHz to greater than 3.5 GHz. Beginning in the early 1990s, LDMOS has gained wide acceptance for cellular infrastructure PA applications, and now is the dominant RF power device technology for cellular infrastructure. This device technology offered significant advantages over the previous incumbent device technology, the silicon bipolar transistor, providing superior linearity, efficiency, gain and lower cost packaging options. LDMOS technology has continued to evolve to meet the ever more demanding requirements of the cellular infrastructure market, achieving higher levels of efficiency, gain, power and operational frequency[1-8]. The LDMOS device structure is highly flexible. While the cellular infrastructure market has standardized on 28–32V operation, several years ago Freescale developed 50V processes for applications outside of cellular infrastructure. These 50V devices are targeted for use in a wide variety of applications where high power density is a key differentiator and include industrial, scientific, medical (ISM), broadcast and commercial aerospace applications. Many of the same attributes that led to the displacement of bipolar transistors from the cellular infrastructure market in the early 1990s are equally valued in the broad RF power market: high power, gain, efficiency and linearity, low cost and outstanding reliability. In addition, the RF power market demands the very high RF ruggedness that LDMOS can deliver. The enhanced ruggedness LDMOS devices available from Freescale can displace not only bipolar devices but VMOS and vacuum tube devices that are still used in some ISM, broadcast and commercial aerospace applications.
    [Show full text]
  • Radio Frequency Solid State Amplifiers
    Published by CERN in the Proceedings of the CAS-CERN Accelerator School: Power Converters, Baden, Switzerland, 7–14 May 2014, edited by R. Bailey, CERN-2015-003 (CERN, Geneva, 2015) Radio Frequency Solid State Amplifiers J. Jacob ESRF, Grenoble, France Abstract Solid state amplifiers are being increasingly used instead of electronic vacuum tubes to feed accelerating cavities with radio frequency power in the 100 kW range. Power is obtained from the combination of hundreds of transistor amplifier modules. This paper summarizes a one hour lecture on solid state amplifiers for accelerator applications. Keywords Radio-frequency; RF power; RF amplifier; solid state amplifier; RF power combiner, cavity combiner. 1 Introduction The aim of this lecture was to introduce some important developments made in the generation of high radio frequency (RF) power by combining the power from hundreds of transistor amplifier modules. Such RF solid state amplifiers (SSA) were developed and implemented at a large scale at SOLEIL to feed the booster and storage ring cavities [1, 2]. At ELBE FEL four 1.3 GHz–10 kW klystrons have been replaced with four pairs of 10 kW SSAs from Bruker Corporation (now Sigmaphi Electronics, Haguenau/France), thereby doubling the available power [3]. The company Cryolectra GmbH (Wuppertal/Germany) delivers SSA solutions at various frequencies and power levels, such as a 72 MHz–150 kW SSA for a medical cyclotron [4]. Following a transfer of technology from SOLEIL, the company ELTA (Blagnac/France), a subsidiary of the French group AREVA, has delivered seven 352.2 MHz–150 kW RF SSAs to ESRF [5, 6].
    [Show full text]
  • Amplificadores De Sinais Acesso Em: 17 Maio 2018
    Amplificadores de sinais https://www.electronics-tutorials.ws/amplifier/amp_1.html Acesso em: 17 Maio 2018 Sumário • 1. Introduction to the Amplifier • 2. Common Emitter Amplifier • 3. Common Source JFET Amplifier • 4. Amplifier Distortion • 5. Class A Amplifier • 6. Class B Amplifier • 7. Crossover Distortion in Amplifiers • 8. Amplifiers Summary • 9. Emitter Resistance • 10. Amplifier Classes • 11. Transistor Biasing • 12. Input Impedance of an Amplifier • 13. Frequency Response • 14. MOSFET Amplifier • 15. Class AB Amplifier Introduction to the Amplifier An amplifier is an electronic device or circuit which is used to increase the magnitude of the signal applied to its input. Amplifier is the generic term used to describe a circuit which increases its input signal, but not all amplifiers are the same as they are classified according to their circuit configurations and methods of operation. In “Electronics”, small signal amplifiers are commonly used devices as they have the ability to amplify a relatively small input signal, for example from a Sensor such as a photo- device, into a much larger output signal to drive a relay, lamp or loudspeaker for example. There are many forms of electronic circuits classed as amplifiers, from Operational Amplifiers and Small Signal Amplifiers up to Large Signal and Power Amplifiers. The classification of an amplifier depends upon the size of the signal, large or small, its physical configuration and how it processes the input signal, that is the relationship between input signal and current flowing
    [Show full text]
  • Design and Analysis of Class AB RF Power Amplifier for Wireless Communication Applications
    University of Central Florida STARS Retrospective Theses and Dissertations 2002 Design and analysis of class AB RF power amplifier for wireless communication applications Mohamed El-Dakroury University of Central Florida, [email protected] Part of the Systems and Communications Commons Find similar works at: https://stars.library.ucf.edu/rtd University of Central Florida Libraries http://library.ucf.edu This Masters Thesis (Open Access) is brought to you for free and open access by STARS. It has been accepted for inclusion in Retrospective Theses and Dissertations by an authorized administrator of STARS. For more information, please contact [email protected]. STARS Citation El-Dakroury, Mohamed, "Design and analysis of class AB RF power amplifier for wireless communication applications" (2002). Retrospective Theses and Dissertations. 1498. https://stars.library.ucf.edu/rtd/1498 DESIGN AND ANALYSIS OF CLASS AB RF POWER AMPLIFIER FOR WIRELESS COMMUNICATION APPLICATIONS by MOHAMED EL-DAKROURY B.SC. Cairo University, Egypt, 1995 A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in the School of Electrical Engineering and Computer Science in the College of Engineering and Computer Science at the University of Central Florida Orlando, Florida Summer term 2002 Major Professor: Dr. Jiann S. Yuan ABSTRACT The Power Amplifier is the most power-consu!}ling. blpqk among the quil~ing blocks of RF transceivers. It is still a difficult problem to design power amplifiers, especially for linear, low voltage operation. Until now power amplifiers for wireless applications is being produced almost in GaAs processes with some exceptions in LDMOS, Si BJT, and SiGe HBT.
    [Show full text]
  • Power Amplifiers?
    AAN IINTRODUCTION ON PPOWEROWER AAMPLIFIERSMPLIFIERS Hesam A. Aslanzadeh Prof. Edgar Sánchez-Sinencio Outline Introduction Power Amplifier Classes Linear PAs Switching PAs Lineariziation techniques Input Output Supply 2 IntroductionIntroduction Performance Metrics Why Power Amplifiers? RF Power Amplifier’s vast applications Wireless and wireline communications Output transmitted power is relatively large portion of the total power consumption. Power efficiency of PAs can greatly influence overall power efficiency. 4 Power Amplifier performance metrics Metrics defined in standards Output Power Spectral Mask ACPR (Adjacent Channel Power Ratio) Signal Modulation Metrics not defined in standards PAE (Power Added Efficiency) Drain Efficiency Power Gain IIP3 P1-dB 5 Output Power Power delivered to the load within the band of interest. Load is usually an antenna with Z0 of 50Ω Doesn’t include power contributed by the harmonics or any unwanted spurs V 2 Sinusoidal out Pout = 2RL ∞ 1 T Modulated Signal Pout / avg = ϕ( p) dp = v(t) dt ∫0 T ∫0 6 Probability profile of Modulation: Prob (Pout=p) Output Power Maximum output power varies drastically among different standards Standard Modulation Max. Pout AMPS FM 31 dBm GSM GMSK 36 dBm CDMA O-QPSK 28 dBm DECT GFSK 27 dBm PDC π/4 DQPSK 30 dBm Bluetooth FSK 16 dBm 802.11a OFDM 14-19 dBm 7 802.11b PSK-CCK 16-20 dBm Efficiency Power Added Efficiency; Most common efficiency metric P − P DC ⎯⎯→ RF PAE = out in ×100% PDC Shows how efficiently supply DC power is converted to RF
    [Show full text]
  • Design of Integra Ted Power Amplifier Circuits For
    DESIGN OF INTEGRATED POWER AMPLIFIER CIRCUITS FOR BIOTELEMETRY APPLICATIONS DESIGN OF INTEGRATED POWER AMPLIFIER CIRCUITS FOR BIOTELEMETRY APPLICATIONS By Munir M. EL-Desouki Bachelor's of Applied Science King Fahd University of Petroleum and Minerals, June 2002 A THESIS SUBMITTED TO THE SCHOOL OF GRADUATE STUDIES IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER'S OF APPLIED SCIENCE McMaster University Hamilton, Ontario, Canada © Copyright by Munir M. El-Desouki, January 2006 MASTER OF APPLIED SCIENCE (2006) McMaster University (Electrical and Computer Engineering) Hamilton, Ontario TITLE: Design of Integrated Power Amplifier Circuits for Biotelemetry Applications AUTHOR: Munir M. El-Desouki, B.A.Sc. (King Fahd University of Petroleum and Minerals) SUPERVISORS: Prof. M. Jamal Deen and Dr. Yaser M. Haddara NUMBER OF PAGES: XXV, 139 ii Abstract Over the past few decades, wireless communication systems have experienced rapid advances that demand continuous improvements in wireless transceiver architecture, efficiency and power capabilities. Since the most power consuming block in a transceiver is the power amplifier, it is considered one of the most challenging blocks to design, and thus, it has attracted considerable research interests. However, very little work has addressed low-power designs since most previous research work focused on higher­ power applications. Short-range transceivers are increasingly gaining interest with the emerging low-power wireless applications that have very strict requirements on the size, weight and power consumption of the system. This thesis deals with designing fully-integrated RF power amplifiers with low output power levels as a first step to improving the efficiency of RF transceivers in a 0.18 J.Lm standard CMOS technology.
    [Show full text]
  • Parallel Doherty RF Power Amplifier
    Parallel Doherty RF Power Amplifier For WiMAX Applications by Sumit Bhardwaj A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science Approved November 2018 by the Graduate Supervisory Committee: Jennifer Kitchen, Chair Bertan Bakkaloglu Sule Ozev ARIZONA STATE UNIVERSITY December 2018 ABSTRACT This work covers the design and implementation of a Parallel Doherty RF Power Amplifier in a GaN HEMT process for medium power macro-cell (16W) base station applications. This work improves the key parameters of a Doherty Power Amplifier including the peak and back-off efficiency, operational instantaneous bandwidth and output power by proposing a Parallel Doherty amplifier architecture. As there is a progression in the wireless communication systems from the first generation to the future 5G systems, there is ever increasing demand for higher data rates which means signals with higher peak-to-average power ratios (PAPR). The present modulation schemes require PAPRs close to 8-10dB. So, there is an urgent need to develop energy efficient power amplifiers that can transmit these high data rate signals. The Doherty Power Amplifier (DPA) is the most common PA architecture in the cellular infrastructure, as it achieves reasonably high back-off power levels with good efficiency. This work advances the DPA architecture by proposing a Parallel Doherty Power Amplifier to broaden the PAs instantaneous bandwidth, designed with frequency range of operation for 2.45 – 2.70 GHz to support WiMAX applications and future broadband signals. i ACKNOWLEDGMENTS I would like to thank my advisor Dr. Jennifer Kitchen for giving me an opportunity to work on RF power amplifiers.
    [Show full text]