DOCSLIB.ORG

Unit – II CMOS the Role of CMOS CMOS RAM Is Nothing More Than

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Unit – II CMOS the Role of CMOS CMOS RAM Is Nothing More Than Unit – II CMOS The Role of CMOS CMOS RAM is nothing more than very low power static RAM. Older CMOS RAM devices offered 64 bytes, and later implementations provide an extra 64 bytes. The latest mother boards use 512 bytes or more to store the CMOS setup along with ESCD information needed by the PC’s plug and play system. Configuring the CMOS setup CMOS must be entered manually through a setup routine. You need to boot the computer from a floppy disk containing the CMOS setup utility. When the setup routine resides on the system, you can usually access the setup during system initialization by pressing one or more keys simultaneously. Entering CMOS setup You can launch the setup in the first few moments after the system boots – just after the memory test is finished, but before the operating system starts to load. AMI BIOS - Del key during the POST Award BIOS - Ctrl-Alt-Esc DTK BIOS - Esc key during the post IBM PS/@ BIOS - Ctrl-Alt-Esc ALR PC - F2 Compaq PCs - F10 Gateway 2000 PC - F1 Sony PC - F3 CMOS Maintenance and Troubleshooting Typical CMOS related symptoms The following symptoms highlight many of the most common issues to strike the CMOS RAM. Symptom 1: Changes to CMOS are not saved after rebooting the PC Symptom 2: The system appears to be performing poorly Symptom 3: CMOS mismatch error occurs Symptom 4: Some drives are not detected during boot Symptom 5: The system boots from the hard drive, even though there is a bootable floppy disk in the drive Symptom 6: Power management features are not available Symptom 7: PnP support is not available, or PnP devices do not function properly Symptom 8: devices in some PCI slots are not recognized or not working properly Symptom 9: You cannot enter CMOS setup even though the correct key combination is used Symptom 10: The system crashes or locks up frequently Symptom 11: COM Ports don’t work Symptom 12: The RTC doesn’t keep proper time over a month Symptom 13: The RTC doesn’t keep time while switch power is off Symptom 14: you see an “invalid system configuration Data” error CMOS Password Troubleshooting Passwords are usually regarded as a necessary evil – a means of keeping out the malicious and the curious. Passwords also cause their share of problems. As systems are passed from person to person or department to department, passwords often become lost or forgotten. Does anybody know the password? Check with friends, colleagues, supervisors – some one just might know the password. For Award BIOS, you can try BIOSTAR or AWARD_SW Check for a password clear jumper open the case and take a look at the motherboard. After the system boots, power down again and reset the jumper.. Force a configuration change Try removing a SIMM or DIMM and powering up the PC. Press F1 for setup. This gets you into CMOS, where you can disable the password without clearing the CMOS RAM Clear the CMOS RAM There are several ways to clear the CMOS. You can restart the PC and reset the jumper CMOS Battery maintenance The backup battery will need to be replaced on a fairly regular basis. Before replacing the battery be sure that you have a valid CMOS backup – either on paper or floppy disk. Turn off power system, unplug the system and remove the battery. Replace the original battery and install the new one according to the system manufacturers instruction. Secure the new battery and restart the system. CPU Identification and Troubleshooting The central processing unit has become one of the most important developments ever realized in integrated circuit technology although a CPU can handle mathematical calculations, the CPU itself was not designed to handle floating point math as an internal function. In order to deal with high performance floating point math in hardware, a math co-processor or numerical processing unit was developed o work in conjunction with the CPU. CPU Essentials There are several sets of processor signals that you should be familiar with the data bus, the address bus and the control bus represents as individual control signals. The Busses The data bus carries the information to and from the CPU, and it is perhaps the most familiar yardstick of CPU performance. The number of wires in the bus represents the number of bits that can be carried at any point in time. Data lines are typically labeled with a “D” prefix. The size of a data bus is typically 8,16,32 or 64 bits. In order for the CPU to read or write data, it must be able to specify the Precise I/O port or location in system memory. “Locations” are defined through the use of an address bus. The number of bits in address bus represent the number of physical locations that the CPU can access. Processor modes Processors are capable of operating in several different modes. The term “term” refer to the ways in which a processor creates and operating environment for itself. Real Mode The original IBM PC could address only in 1 MB of RAM. The decision made in those days have carried forward and in each new processor, the processor had to support a mode that would be compatible with the original Intel 8088 chip – this is called real mode Protected Mode The protected mode has numerous advantages: The protected mode offers full access to all of the system’s memory The protected mode has the ability to multitask, meaning that the operating system can manage the execution of multiple programs simultaneously The protected mode offers support fr virtual memory, which allows the system to use the hard disk o emulate additional system RAM when needed Virtual Mode It emulates the real mode from with in the protected mode and allows DOS program to run. A protected mode operating system such as windows can actually create multiple virtual real mode machines – through numerous virtual machines. Modern CPU concepts CISC Vs. RISC CPU CPU are based on a CISC (complex instruction set computing)architecture. This approach allows any number of instructions to be used in the CPU, and the CPU must provide all of the internal circuitry needed to process each instructions. CISC offers versatility at the expense of CPU performance. CISC CPU are typically found in general purpose desktop and mobile computers. RISC (reduced Instruction set computing) architecture uses a limited number of very powerful instructions. This CPU type requires fewer transistors in the CPU for processing and generally results in faster CPU performance with far lower power consumption. RISC processors are often less versatile than their CISC counterparts. Processor Speed The processor speed is a function of several critical factors. Speed is largely related to design of the processor circuit itself – the design dictates the internal timing requirements that limit the maximum speed the processor can handle. Speed is also influenced by manufacturing factor such as the circuit size and die size. In general, smaller chips can run faster because of shorter signal runs and lower power consumption. Processor Power management Processor consume a relatively large amount of power. In order to reduce the PC’s power demands and improve performance the +5 volt operating voltages of years past have given way to processors, support chips and expansion devices that operate at far volts. Since the power consumption of a cpu is related to its processing speed and internal activity, Intel eventually developed power management circuitry that enables processors to conserve power. SIMM circuitry is integrated into physical processor chip but operates independently to control the processor power used based on its activity level. System Clocks Every modern PC uses multiple system clocks. Each clock runs at a specific frequency – normally measured in MHz. A clock tick is the smaller unit of time in which processing takes place and is some times called a cycle. Some types of processing work can be done in one cycle while others require more cycles. The term system clock generally refers to the speed of the memory bus running on the motherboard and usually not that of the processor. The various clocks in a modern PC are created using a single clock generator circuit to generate main system clock and then various clock multiplier circuits create the other clock signals. Architecture Performance Features This part describes some of the performance enhancing features found in a modern microprocessor. Super scalar Architecture Program instructions are processed through circuits called execution units or execution engines. The term super scalar architecture refers to the use of multiple execution units to allow the CPU to process more than one instruction simultaneously with every clock cycle. Pipelining CPU process instructions and generate results through a complex series of transistor switches inside the CPU die itself. Each CPU processed one instruction at a time- that is an instruction was fetched and processed completely, then a new instruction was fetched. The pipelining technique allows a new instruction to start processing while a current instruction is still being processed. This way a CPU can actually work on several instructions during the same clock cycle. Superpipelining By making the pipelining longer each stage performs less work, and the processor can be scaled to a higher clock frequency. Speculative Execution and Branch Prediction Some CPUs have the ability to execute multiple instructions at once. In some cases, not all of the results of the execution will be used, because changes in the program flow may mean that the given instruction should never have been executed in the first place. Even more advanced processors combine this with branch prediction, where the processor can actually predict which way the branch will go based on past history.
Load more

Recommended publications
  • Hybrid Memristor–CMOS Implementation of Combinational Logic Based on X-MRL †
    electronics Article Hybrid Memristor–CMOS Implementation of Combinational Logic Based on X-MRL † Khaled Alhaj Ali 1,* , Mostafa Rizk 1,2,3 , Amer Baghdadi 1 , Jean-Philippe Diguet 4 and Jalal Jomaah 3 1 IMT Atlantique, Lab-STICC CNRS, UMR, 29238 Brest, France; [email protected] (M.R.); [email protected] (A.B.) 2 Lebanese International University, School of Engineering, Block F 146404 Mazraa, Beirut 146404, Lebanon 3 Faculty of Sciences, Lebanese University, Beirut 6573, Lebanon; [email protected] 4 IRL CROSSING CNRS, Adelaide 5005, Australia; [email protected] * Correspondence: [email protected] † This paper is an extended version of our paper published in IEEE International Conference on Electronics, Circuits and Systems (ICECS) , 27–29 November 2019, as Ali, K.A.; Rizk, M.; Baghdadi, A.; Diguet, J.P.; Jomaah, J. “MRL Crossbar-Based Full Adder Design”. Abstract: A great deal of effort has recently been devoted to extending the usage of memristor technology from memory to computing. Memristor-based logic design is an emerging concept that targets efficient computing systems. Several logic families have evolved, each with different attributes. Memristor Ratioed Logic (MRL) has been recently introduced as a hybrid memristor–CMOS logic family. MRL requires an efficient design strategy that takes into consideration the implementation phase. This paper presents a novel MRL-based crossbar design: X-MRL. The proposed structure combines the density and scalability attributes of memristive crossbar arrays and the opportunity of their implementation at the top of CMOS layer. The evaluation of the proposed approach is performed through the design of an X-MRL-based full adder.
    [Show full text]
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • LDMOS for Improved Performance
    > Submitted to IEEE Transactions on Electron Devices < Final MS # 8011B 1 Extended-p+ Stepped Gate (ESG) LDMOS for Improved Performance M. Jagadesh Kumar, Senior Member, IEEE and Radhakrishnan Sithanandam Abstract—In this paper, we propose a new Extended-p+ Stepped Gate (ESG) thin film SOI LDMOS with an extended-p+ region beneath the source and a stepped gate structure in the drift region of the LDMOS. The hole current generated due to impact ionization is now collected from an n+p+ junction instead of an n+p junction thus delaying the parasitic BJT action. The stepped gate structure enhances RESURF in the drift region, and minimizes the gate-drain capacitance. Based on two- dimensional simulation results, we show that the ESG LDMOS exhibits approximately 63% improvement in breakdown voltage, 38% improvement in on-resistance, 11% improvement in peak transconductance, 18% improvement in switching speed and 63% reduction in gate-drain charge density compared with the conventional LDMOS with a field plate. Index Terms—LDMOS, silicon on insulator (SOI), breakdown voltage, transconductance, on- resistance, gate charge I. INTRODUCTION ATERALLY double diffused metal oxide semiconductor (LDMOS) on SOI substrate is a promising Ltechnology for RF power amplifiers and wireless applications [1-5]. In the recent past, developing high voltage thin film LDMOS has gained importance due to the possibility of its integration with low power CMOS devices and heterogeneous microsystems [6]. But realization of high voltage devices in thin film SOI is challenging because floating body effects affect the breakdown characteristics. Often, body contacts are included to remove the floating body effects in RF devices [7].
    [Show full text]
  • Advanced MOSFET Structures and Processes for Sub-7 Nm CMOS Technologies
    Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies By Peng Zheng A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Engineering - Electrical Engineering and Computer Sciences in the Graduate Division of the University of California, Berkeley Committee in charge: Professor Tsu-Jae King Liu, Chair Professor Laura Waller Professor Costas J. Spanos Professor Junqiao Wu Spring 2016 © Copyright 2016 Peng Zheng All rights reserved Abstract Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies by Peng Zheng Doctor of Philosophy in Engineering - Electrical Engineering and Computer Sciences University of California, Berkeley Professor Tsu-Jae King Liu, Chair The remarkable proliferation of information and communication technology (ICT) – which has had dramatic economic and social impact in our society – has been enabled by the steady advancement of integrated circuit (IC) technology following Moore’s Law, which states that the number of components (transistors) on an IC “chip” doubles every two years. Increasing the number of transistors on a chip provides for lower manufacturing cost per component and improved system performance. The virtuous cycle of IC technology advancement (higher transistor density lower cost / better performance semiconductor market growth technology advancement higher transistor density etc.) has been sustained for 50 years. Semiconductor industry experts predict that the pace of increasing transistor density will slow down dramatically in the sub-20 nm (minimum half-pitch) regime. Innovations in transistor design and fabrication processes are needed to address this issue. The FinFET structure has been widely adopted at the 14/16 nm generation of CMOS technology.
    [Show full text]
  • Physical Structure of CMOS Integrated Circuits
    Physical Structure of CMOS Integrated Circuits Dae Hyun Kim EECS Washington State University References • John P. Uyemura, “Introduction to VLSI Circuits and Systems,” 2002. – Chapter 3 • Neil H. Weste and David M. Harris, “CMOS VLSI Design: A Circuits and Systems Perspective,” 2011. – Chapter 1 Goal • Understand the physical structure of CMOS integrated circuits (ICs) Logical vs. Physical • Logical structure • Physical structure Source: http://www.vlsi-expert.com/2014/11/cmos-layout-design.html Integrated Circuit Layers • Semiconductor – Transistors (active elements) • Conductor – Metal (interconnect) • Wire • Via • Insulator – Separators Integrated Circuit Layers • Silicon substrate, insulator, and two wires (3D view) Substrate • Side view Metal 1 layer Insulator Substrate • Top view Integrated Circuit Layers • Two metal layers separated by insulator (side view) Metal 2 layer Via 12 (connecting M1 and M2) Insulator Metal 1 layer Insulator Substrate • Top view Connected Not connected Integrated Circuit Layers Integrated Circuit Layers • Signal transfer speed is affected by the interconnect resistance and capacitance. – Resistance ↑ => Signal delay ↑ – Capacitance ↑ => Signal delay ↑ Integrated Circuit Layers • Resistance – = = = Direction of • : sheet resistance (constant) current flows ∙ ∙ • : resistivity (= , : conductivity) 1 – Material property (constant) – Unit: • : thickess (constant) Ω ∙ • : width (variable) • : length (variable) Cross-sectional area = • Example ∙ – : 17. , : 0.13 , : , : 1000 • = 17.1
    [Show full text]
  • Characterization of the Cmos Finfet Structure On
    CHARACTERIZATION OF THE CMOS FINFET STRUCTURE ON SINGLE-EVENT EFFECTS { BASIC CHARGE COLLECTION MECHANISMS AND SOFT ERROR MODES By Patrick Nsengiyumva Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY in Electrical Engineering May 11, 2018 Nashville, Tennessee Approved: Lloyd W. Massengill, Ph.D. Michael L. Alles, Ph.D. Bharat B. Bhuva, Ph.D. W. Timothy Holman, Ph.D. Alexander M. Powell, Ph.D. © Copyright by Patrick Nsengiyumva 2018 All Rights Reserved DEDICATION In loving memory of my parents (Boniface Bimuwiha and Anne-Marie Mwavita), my uncle (Dr. Faustin Nubaha), and my grandmother (Verediana Bikamenshi). iii ACKNOWLEDGEMENTS This dissertation work would not have been possible without the support and help of many people. First of all, I would like to express my deepest appreciation and thanks to my advisor Dr. Lloyd Massengill for his continual support, wisdom, and mentoring throughout my graduate program at Vanderbilt University. He has pushed me to look critically at my work and become a better research scholar. I would also like to thank Dr. Michael Alles and Dr. Bharat Bhuva, who have helped me identify new paths in my research and have been a constant source of ideas. I am also very grateful to Dr. W. T. Holman and Dr. Alexander Powell for serving on my committee and for their constructive comments. Special thanks go to Dr. Jeff Kauppila, Jeff Maharrey, Rachel Harrington, and Tim Haeffner for their support with test IC designs and experiments. I would also like to thank Dennis Ball (Scooter) for his tremendous help with TCAD models.
    [Show full text]
  • Basics of CMOS Logic Ics Application Note
    Basics of CMOS Logic ICs Application Note Basics of CMOS Logic ICs Outline: This document describes applications, functions, operations, and structure of CMOS logic ICs. Each functions (inverter, buffer, flip-flop, etc.) are explained using system diagrams, truth tables, timing charts, internal circuits, image diagrams, etc. ©2020- 2021 1 2021-01-31 Toshiba Electronic Devices & Storage Corporation Basics of CMOS Logic ICs Application Note Table of Contents Outline: ................................................................................................................................................. 1 Table of Contents ................................................................................................................................. 2 1. Standard logic IC ............................................................................................................................. 3 1.1. Devices that use standard logic ICs ................................................................................................. 3 1.2. Where are standard logic ICs used? ................................................................................................ 3 1.3. What is a standard logic IC? .............................................................................................................. 4 1.4. Classification of standard logic ICs ................................................................................................... 5 1.5. List of basic circuits of CMOS logic ICs (combinational logic circuits)
    [Show full text]
  • CMOS and Memristor Technologies for Neuromorphic Computing Applications
    CMOS and Memristor Technologies for Neuromorphic Computing Applications Jeff Sun Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2015-219 http://www.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-219.html December 1, 2015 Copyright © 2015, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. CMOS and Memristor Technologies for Neuromorphic Computing Applications by Jeff K.Y. Sun Research Project Submitted to the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, in partial satisfaction of the requirements for the degree of Master of Science, Plan II. Approval for the Report and Comprehensive Examination: Committee: Professor Tsu-Jae King Liu Research Advisor (Date) * * * * * * * Professor Vladimir Stojanovic Second Reader (Date) Abstract In this work, I present a CMOS implementation of a neuromorphic system that aims to mimic the behavior of biological neurons and synapses in the human brain. The synapse is modeled with a memristor-resistor voltage divider, while the neuron-emulating circuit (“CMOS Neuron”) comprises transistors and capacitors. The input aggregation and output firing characteristics of a CMOS Neuron are based on observations from studies in neuroscience, and achieved using both analog and digital circuit design principles.
    [Show full text]
  • Designing Combinational Logic Gates in Cmos
    CHAPTER 6 DESIGNING COMBINATIONAL LOGIC GATES IN CMOS In-depth discussion of logic families in CMOS—static and dynamic, pass-transistor, nonra- tioed and ratioed logic n Optimizing a logic gate for area, speed, energy, or robustness n Low-power and high-performance circuit-design techniques 6.1 Introduction 6.3.2 Speed and Power Dissipation of Dynamic Logic 6.2 Static CMOS Design 6.3.3 Issues in Dynamic Design 6.2.1 Complementary CMOS 6.3.4 Cascading Dynamic Gates 6.5 Leakage in Low Voltage Systems 6.2.2 Ratioed Logic 6.4 Perspective: How to Choose a Logic Style 6.2.3 Pass-Transistor Logic 6.6 Summary 6.3 Dynamic CMOS Design 6.7 To Probe Further 6.3.1 Dynamic Logic: Basic Principles 6.8 Exercises and Design Problems 197 198 DESIGNING COMBINATIONAL LOGIC GATES IN CMOS Chapter 6 6.1Introduction The design considerations for a simple inverter circuit were presented in the previous chapter. In this chapter, the design of the inverter will be extended to address the synthesis of arbitrary digital gates such as NOR, NAND and XOR. The focus will be on combina- tional logic (or non-regenerative) circuits that have the property that at any point in time, the output of the circuit is related to its current input signals by some Boolean expression (assuming that the transients through the logic gates have settled). No intentional connec- tion between outputs and inputs is present. In another class of circuits, known as sequential or regenerative circuits —to be dis- cussed in a later chapter—, the output is not only a function of the current input data, but also of previous values of the input signals (Figure 6.1).
    [Show full text]
  • Programmable CMOS/Memristor Threshold Logic
    This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 1 Programmable CMOS/Memristor Threshold Logic Ligang Gao, Fabien Alibart, and Dmitri B. Strukov (k) (k) (k) used in the paper) is given by w1 = w2 = … = wN = 1/k (k) Abstract—This paper proposes a hybrid CMOS/memristor and T = 1. implementation of a programmable threshold logic gate. In this LTG is a universal gate and much more powerful than gate, memristive devices implement ratioed diode-resistor logic, similar fan-in single NAND or NOR gates. A recent study while CMOS circuitry is used for signal amplification and indicates up to 2× reduction on average (and even up to 5× for inversion. Due to the excellent scaling prospects and nonvolatile some) in the gate count for representative benchmark circuits analog memory of memristive devices, the proposed threshold implemented with LTGs, as compared to traditional logic logic is in-field configurable and potentially very compact. The concept is experimentally verified by implementing a 4-input synthesis [4]. This is an example of why LTGs have been a symmetric linear threshold gate with an integrated circuit CMOS popular choice for the implementation of computer arithmetic flip-flop, silicon diodes, and Ag/a-Si/Pt memristive devices. circuits [5, 6]. However, these gates have been historically more commonly applied in artificial neural networks, due to Index Terms—Memristor, programmable circuits, solid-state their similarity in functionality with that of biological neurons electrolyte memory, threshold logic, neural networks.
    [Show full text]
  • CMOS Image Sensors Are Entering a New Age
    CMOS Image Sensors are entering a new age Pierre Fereyre, Gareth Powell e2v, Avenue de Rochepleine, BP123, Saint-Egrève, F-38521, France. I. INTRODUCTION In the early 90’s, it was suggested that Charge Coupled Devices (CCDs) were in the process of becoming extinct and considered to be ‘technological dinosaurs’ [1]. The prediction is not entirely wrong, if the announcement made by Sony in 2015 is taken as an example. Sony Corporation has officially announced the end of the mass production of CCD and has entered into the last buy order procedure. While this announcement was expected for many years, it has caused a stir within the professional imaging community [2]. It is interesting to note that many industrial or professional applications (where CMOS Image Sensor (CIS) technology was expected to dominate) are still based on CCD sensors. Which characteristics still make CCDs more attractive that are not available with a CIS? At the beginning the two technologies cohabited and CCDs quickly established themselves as a superior technology to meet stringent image quality requirements. CMOS technology was then in its infancy and limited by its inherent noise and the pixel complexity. Architectures were then essentially analog and the idea of integrating the image processing features (System On-Chip) was not yet considered. The shrinkage of the technological node according to Moore's Law has made this technology more and more competitive due to its rapid expansion in the 2000s. CIS are now in the race of continuously improving electro-optical performances, and in many aspects are often shown to be better than CCDs.
    [Show full text]
  • CCD and CMOS Sensor Technology Technical White Paper Table of Contents
    White paper CCD and CMOS sensor technology Technical white paper table of contents 1. Introduction to image sensors 3 2. CCD technology 4 3. CMOS technology 5 4. HDtV and megapixel sensors 6 5. Main differences 6 6. Conclusion 6 5. Helpful links and resources 7 1. Introduction to image sensors When an image is being captured by a network camera, light passes through the lens and falls on the image sensor. The image sensor consists of picture elements, also called pixels, that register the amount of light that falls on them. They convert the received amount of light into a corresponding number of electrons. The stronger the light, the more electrons are generated. The electrons are converted into voltage and then transformed into numbers by means of an A/D-converter. The signal constituted by the numbers is processed by electronic circuits inside the camera. Presently, there are two main technologies that can be used for the image sensor in a camera, i.e. CCD (Charge-coupled Device) and CMOS (Complementary Metal-oxide Semiconductor). Their design and dif- ferent strengths and weaknesses will be explained in the following sections. Figure 1 shows CCD and CMOS image sensors. Figure 1. Image sensors: CCD (left) and CMOS (right) Color filtering Image sensors register the amount of light from bright to dark with no color information. Since CMOS and CCD image sensors are ‘color blind’, a filter in front of the sensor allows the sensor to assign color tones to each pixel. Two common color registration methods are RGB (Red, Green, and Blue) and CMYG (Cyan, Magenta, Yellow, and Green).
    [Show full text]