DOCSLIB.ORG

A Review of Advanced CMOS RF Power Amplifier Architecture Trends

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
A Review of Advanced CMOS RF Power Amplifier Architecture Trends electronics Review A Review of Advanced CMOS RF Power Amplifier Architecture Trends for Low Power 5G Wireless Networks Aleksandr Vasjanov 1,2,* and Vaidotas Barzdenas 1,2 1 Department of Computer Science and Communications Technologies, Vilnius Gediminas Technical University, 10221 Vilnius, Lithuania; [email protected] 2 Micro and Nanoelectronics Systems Design and Research Laboratory, Vilnius Gediminas Technical University, 10257 Vilnius, Lithuania * Correspondence: [email protected]; Tel.: +370-5-274-4769 Received: 15 September 2018; Accepted: 19 October 2018; Published: 23 October 2018 Abstract: The structure of the modern wireless network evolves rapidly and maturing 4G networks pave the way to next generation 5G communication. A tendency of shifting from traditional high-power tower-mounted base stations towards heterogeneous elements can be spotted, which is mainly caused by the increase of annual wireless users and devices connected to the network. The radio frequency (RF) power amplifier (PA) performance directly affects the efficiency of any transmitter, therefore, the emerging 5G cellular network requires new PA architectures with improved efficiency without sacrificing linearity. A review of the most promising reported RF PA architectures is presented in this article, emphasizing advantages, disadvantages and concluding with a quantitative comparison. The main scope of reviewed papers are PAs implemented in scalable complementary metal–oxide–semiconductor (CMOS) and SiGe BiCMOS processes with output powers suitable for portable wireless devices under 32 dBm (1.5 W) in the low- and high- 5G network frequency ranges. Keywords: power amplifier; architecture; radio frequency; wireless; network; 5G; trends 1. Introduction The first most primitive radio transmitter that was used for telegraphy was developed in the early 1890s by Guglielmo Marconi. This invention spawned the wireless telegraphy or “spark” era, named due to the transmitter having spark gaps, and lasted for several decades. As a result, this became the starting point for the search for more efficient and rapid ways to exchange wireless information [1]. The largest leap in the domain of wireless information transfer started with the invention of the transistor, as this allowed research and development of portable devices and led to the launch of the first commercially automated cellular network (1G generation), which later evolved into the currently widespread 3G and the maturing 4G technology and is paving the way to the 5G realm. This is possible due to the massive growth in the global mobile communication sector revenue, which increased from €174 billion in 2010 [2] to €2.7 trillion in 2017 and is expected to reach over €4 trillion by 2020 [3]. 1.1. The 5G Wireless Realm 5G is the next leap in the evolution of wireless communication which introduces many improvements to the existing telecommunications industry, but also comes with various challenges. This emerging technology provides low latency, ultra-high-speed massive connectivity between devices leading to cross-industry transformations, pervasive processing in an ecosystem, where all devices are interconnected [4]. Organizations like The European Conference of Postal and Telecommunications Electronics 2018, 7, 271; doi:10.3390/electronics7110271 www.mdpi.com/journal/electronics Electronics 2018, 7, x FOR PEER REVIEW 2 of 18 Electronics 2018, 7, 271 2 of 17 devices leading to cross-industry transformations, pervasive processing in an ecosystem, where all devices are interconnected [4]. Organizations like The European Conference of Postal and Administrations (CEPT) [5] and Federal Communications Commission (FCC) [6] allocate 5G frequency Telecommunications Administrations (CEPT) [5] and Federal Communications Commission (FCC) [6] bands in Europe and USA accordingly. The 5G band licensing per geographical area is presented in allocate 5G frequency bands in Europe and USA accordingly. The 5G band licensing per geographical Figure1[7]. area is presented in Figure 1 [7]. Figure 1. 5G band licensing per geographical area [[7].7]. Frequency bandband allocationsallocations inin USA, USA, Europe Europe and and Asia Asia (only (only China China and and Japan Japan are are included) included) can can be dividedbe divided into into three three regions: regions: low low frequency frequency (600–700 (600–700 MHz), MHz), high high frequency frequency (2.5–7 (2.5–7 GHz) GHz) cells cells as wellas well as millimeteras millimeter wave wave cells cells (above (above 24 GHz).24 GHz). Low Low frequency frequency bands bands (below (below 1 GHz) 1 GHz) are intended are intended to be to used be forused traditional for traditional local local coverage coverage applications, applications, Internet Inte ofrnet Things of Things (IoT), (IoT), vehicle-to-everything vehicle-to-everything (V2X) (V2X) and transportand transport infrastructure. infrastructure. High High frequency frequency (up to(up 7 GHz)to 7 GHz) bands bands can be can used be used for higher for higher throughput throughput data transfer,data transfer, whereas whereas millimeter millimeter wave wave bands bands will allowwill allow for wireless for wireless hotspots hotspots to emerge to emerge and mm-wave and mm- sensorswave sensors to be includedto be included in V2X in concept V2X concept [8]. Other [8]. Other 5G specifications 5G specifications include include user experienceduser experienced data 2 ratesdata rates in the in regionthe region of 100 of 100 Mbit/s Mbit/s to 1to Gbit/s; 1 Gbit/s; connection connection density density of of 1 1 million million connectionsconnections perper km2;; end-to-end latency in the millisecond level;level; andand mobilitymobility upup toto 500500 km/hkm/h [5]. [5]. Advanced CMOS radio frequency PA architectures for mobile applications in the low- and and high- high- frequency ranges are the main topic of discussion in this article. Millimeter Millimeter wave wave PA PA architectures, as will be mentioned in Section2 2 of of thisthis paper,paper, areare usuallyusually kept kept as as simple simple as as possible possible (close (close to to thethe classicclassic arrangement) with only a handfulhandful of papers presentingpresenting resultsresults withwith moremore complexcomplex arrangements.arrangements. 1.2. Trends ofof ModernModern RFRF PAPA ResearchResearch It is widely known that the RF PA isis thethe mostmost power-hungrypower-hungry componentcomponent inin radioradio transceiverstransceivers and is also one of the most critical building blocks in radio front-end applications. Hence, research in this area will help drive overall overall 5G 5G network network cost costss down down while while achieving achieving improved improved energy energy efficiency. efficiency. A researchresearch studystudy hashas beenbeen conducted conducted in in [ 9[9],], which which focused focused on on investigating investigating the the development development trend trend of RFof RF PAs PAs and describingand describing the globalization, the globalization, cooperation cooperation across affiliations, across affiliations, research cycle research and architecture cycle and trends.architecture Figure trends.2 presents Figure an 2 updatedpresents graphan updated published graph in published [ 9] adding in traveling[9] adding wave traveling (TWA) wave and distributed(TWA) and PAdistributed to the overall PA to number the overall of published number of PA published papers and PA the papers trend and line the picture. trend line picture. Various advanced PA architecturesarchitectures havehave beenbeen proposedproposed throughout the years and demonstrated for increasing RF PA efficiencyefficiency withoutwithout losinglosing linearity or even with improved linearity, includingincluding envelope elimination and restoration (EER), envelopeenvelope tracking (ET), linear amplificationamplification using nonlinear componentscomponents (LINC)(LINC) and and Doherty Doherty (DPA) (DPA) [9 ].[9]. Two Two more more RF PARF architecturesPA architectures that havethat have a huge a impacthuge impact on modern on modern RF PAs RF haven’t PAs haven’t been mentionedbeen mentioned in [9] andin [9] are and named are named TWA andTWA distributed and distributed PA. PA. Electronics 2018, 7, 271 3 of 17 Electronics 2018, 7, x FOR PEER REVIEW 3 of 18 FigureFigure 2.2. Updated radio frequency (RF) power power am amplifierplifier (PA) (PA) research research trends trends [9]. [9]. 1.3. The Modern Wireless Network 1.3. The Modern Wireless Network Modern wireless networks comprise different output power and number of user supporting Modern wireless networks comprise different output power and number of user supporting radio access nodes called cells [10]. Due to recently increased capacity, a shift in cellular network radio access nodes called cells [10]. Due to recently increased capacity, a shift in cellular network infrastructureinfrastructure deployment deployment is occurringis occurring away away from from traditional traditional (expensive) (expensive) high-power high-power tower-mounted tower- basemounted stations base and stations towards and heterogeneous towards heterogeneous elements. elements. Examples Examples of heterogeneous of heterogeneous elements elements include microcells,include microcells, picocells, picocells, femtocells, femtocells, and distributed and distributed antenna systemsantenna (remotesystems radio(remote heads), radio which heads), are distinguishedwhich are distinguished by their transmit by their powers/coverage transmit
Load more

Recommended publications
  • RF CMOS Power Amplifiers: Theory, Design and Implementation the KLUWER INTERNATIONAL SERIES in ENGINEERING and COMPUTER SCIENCE
    RF CMOS Power Amplifiers: Theory, Design and Implementation THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor: Mohammed Ismail. Ohio State University Related Titles: POWER TRADE-OFFS AND LOW POWER IN ANALOG CMOS ICS M. Sanduleanu, van Tuijl ISBN: 0-7923-7643-9 RF CMOS POWER AMPLIFIERS: THEORY, DESIGN AND IMPLEMENTATION M.Hella, M.Ismail ISBN: 0-7923-7628-5 WIRELESS BUILDING BLOCKS J.Janssens, M. Steyaert ISBN: 0-7923-7637-4 CODING APPROACHES TO FAULT TOLERANCE IN COMBINATION AND DYNAMIC SYSTEMS C. Hadjicostis ISBN: 0-7923-7624-2 DATA CONVERTERS FOR WIRELESS STANDARDS C. Shi, M. Ismail ISBN: 0-7923-7623-4 STREAM PROCESSOR ARCHITECTURE S. Rixner ISBN: 0-7923-7545-9 LOGIC SYNTHESIS AND VERIFICATION S. Hassoun, T. Sasao ISBN: 0-7923-7606-4 VERILOG-2001-A GUIDE TO THE NEW FEATURES OF THE VERILOG HARDWARE DESCRIPTION LANGUAGE S. Sutherland ISBN: 0-7923-7568-8 IMAGE COMPRESSION FUNDAMENTALS, STANDARDS AND PRACTICE D. Taubman, M. Marcellin ISBN: 0-7923-7519-X ERROR CODING FOR ENGINEERS A.Houghton ISBN: 0-7923-7522-X MODELING AND SIMULATION ENVIRONMENT FOR SATELLITE AND TERRESTRIAL COMMUNICATION NETWORKS A.Ince ISBN: 0-7923-7547-5 MULT-FRAME MOTION-COMPENSATED PREDICTION FOR VIDEO TRANSMISSION T. Wiegand, B. Girod ISBN: 0-7923-7497- 5 SUPER - RESOLUTION IMAGING S. Chaudhuri ISBN: 0-7923-7471-1 AUTOMATIC CALIBRATION OF MODULATED FREQUENCY SYNTHESIZERS D. McMahill ISBN: 0-7923-7589-0 MODEL ENGINEERING IN MIXED-SIGNAL CIRCUIT DESIGN S. Huss ISBN: 0-7923-7598-X CONTINUOUS-TIME SIGMA-DELTA MODULATION FOR A/D CONVERSION IN RADIO RECEIVERS L.
    [Show full text]
  • System Trends and Their Impact on Future Microprocessor Design
    IBM Research System Trends and their Impact on Future Microprocessor Design Tilak Agerwala Vice President, Systems IBM Research System Trends and their Impact | MICRO 35 | Tilak Agerwala © 2002 IBM Corporation IBM Research Agenda System and application trends Impact on architecture and microarchitecture The Memory Wall Cellular architectures and IBM's Blue Gene Summary System Trends and their Impact | MICRO 35 | Tilak Agerwala © 2002 IBM Corporation IBM Research TRENDSTRENDS Microprocessors < 10 GHz in systems 64-256 Way SMP 65-45nm, Copper, Highest performance SOI Best MP Scalability 1-2 GHz Leading edge process technology 4-8 Way SMP RAS, virtualization ~100nm technology 10+ of GHz 4-8 Way SMP SMP/Large 65-45nm, Copper, SOI Systems Highest Frequency Cost and power Low GHz sensitive Leading edge process Uniprocessor technology Desktop ~100nm technology 2-4 GHz, Uniproc, Component-based and Game ~100nm, Copper, SOI Consoles Lowest Power / Lowest Multi MHz cost designs SoC capable Embedded Uniprocessor ASIC / Foundry ~100-200nm technologies Systems technology System Trends and their Impact | MICRO 35 | Tilak Agerwala © 2002 IBM Corporation IBM Research TRENDSTRENDS Large system application trends Traditional commercial applications Databases, transaction processing, business apps like payroll etc. The internet has driven the growth of new commercial applications New life sciences applications are commercial and high-growth Drug discovery and genetic engineering research needs huge amounts of compute power (e.g. protein folding simulations)
    [Show full text]
  • Hybrid Memristor–CMOS Implementation of Combinational Logic Based on X-MRL †
    electronics Article Hybrid Memristor–CMOS Implementation of Combinational Logic Based on X-MRL † Khaled Alhaj Ali 1,* , Mostafa Rizk 1,2,3 , Amer Baghdadi 1 , Jean-Philippe Diguet 4 and Jalal Jomaah 3 1 IMT Atlantique, Lab-STICC CNRS, UMR, 29238 Brest, France; [email protected] (M.R.); [email protected] (A.B.) 2 Lebanese International University, School of Engineering, Block F 146404 Mazraa, Beirut 146404, Lebanon 3 Faculty of Sciences, Lebanese University, Beirut 6573, Lebanon; [email protected] 4 IRL CROSSING CNRS, Adelaide 5005, Australia; [email protected] * Correspondence: [email protected] † This paper is an extended version of our paper published in IEEE International Conference on Electronics, Circuits and Systems (ICECS) , 27–29 November 2019, as Ali, K.A.; Rizk, M.; Baghdadi, A.; Diguet, J.P.; Jomaah, J. “MRL Crossbar-Based Full Adder Design”. Abstract: A great deal of effort has recently been devoted to extending the usage of memristor technology from memory to computing. Memristor-based logic design is an emerging concept that targets efficient computing systems. Several logic families have evolved, each with different attributes. Memristor Ratioed Logic (MRL) has been recently introduced as a hybrid memristor–CMOS logic family. MRL requires an efficient design strategy that takes into consideration the implementation phase. This paper presents a novel MRL-based crossbar design: X-MRL. The proposed structure combines the density and scalability attributes of memristive crossbar arrays and the opportunity of their implementation at the top of CMOS layer. The evaluation of the proposed approach is performed through the design of an X-MRL-based full adder.
    [Show full text]
  • Design of a Low Noise Distributed Amplifier with Adjustable Gain Control in 0.15 M Gaas PHEMT
    Vol. 33, No. 3 Journal of Semiconductors March 2012 Design of a low noise distributed amplifier with adjustable gain control in 0.15 m GaAs PHEMT Zhang Ying(张瑛), Wang Zhigong(王志功), Xu Jian(徐建), and Luo Yin(罗寅) Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China Abstract: A low noise distributed amplifier consisting of 9 gain cells is presented. The chip is fabricated with 0.15-m GaAs pseudomorphic high electron mobility transistor (PHEMT) technology from Win Semiconductor of Taiwan. A special optional gate bias technique is introduced to allow an adjustable gain control range of 10 dB. A novel cascode structure is adopted to extend the output voltage and bandwidth. The measurement results show that the amplifier gives an average gain of 15 dB with a gain flatness of 1 dB in the 2–20 GHz band. The noise figure is between 2 and 4.1 dB during the band from 2 to 20 GHz. The amplifier˙ also provides 13.8 dBm of output power at a 1 dB gain compression point and 10.5 dBm of input third order intercept point (IIP3), which demonstrates the excellent performance of linearity. The power consumption is 300 mW with a supply of 5 V, and the chip area is 2.36 1.01 mm2. Key words: distributed amplifiers; low noise; adjustable gain control; GaAs PHEMT DOI: 10.1088/1674-4926/33/3/035003 EEACC: 2570 1. Introduction structure is introduced to extend the output voltage and band- width. A special optional gate bias technique is used to allow With the rapid development of wireless and optical com- an adjustable gain control range of 10 dB.
    [Show full text]
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • RTT TECHNOLOGY TOPIC January 2015 Defence Spectrum – the New Battleground?
    RTT TECHNOLOGY TOPIC January 2015 Defence Spectrum – the new battleground? In this month’s technology topic we look at contemporary military radio developments, the integration of LTE user devices into defence communication systems, the relevance of military research to 5 G deployment efficiency and related spectral utilisation and regulatory issues. Defence communication systems are deployed across the whole radio spectrum from long wave to light. This includes mobile communication systems at VHF and UHF and L Band and S band, LEO, MEO and GSO satellite systems (VHF to E band) and mobile and fixed radar (VHF to E band). Legacy defence systems are being upgraded to provide additional functionality. This requires more rather than less spectrum. Increased radar resolution requires wider channel bandwidths; longer range requires more power and improved sensitivity. Improved sensitivity increases the risk of inter system interference. Emerging application requirements including unmanned aerial vehicles require a mix of additional terrestrial, satellite and radar bandwidth. These requirements are geographically and spectrally diverse rather than battlefield and spectrally specific. The assumption in many markets is that the defence industry will be willing and able to surrender spectrum for mobile broadband consumer and civilian use. The AWS 3 auction in the US is a contemporary example with a $5 billion transition budget to cover legacy military system decommissioning in the DOD coordination zone between 1755 and 1780 MHz This transition strategy assumes an increased use of LTE network hardware and user hardware in battlefield systems. While this might imply an opportunity for closer coordination and cooperation between the mobile broadband and defence community it seems likely that an increase in the amount of defence bandwidth needed to support a broadening range of RF dependent systems could be a problematic component in the global spectral allocation and auction process.
    [Show full text]
  • An Overview of the Blue Gene/L System Software Organization
    An Overview of the Blue Gene/L System Software Organization George Almasi´ , Ralph Bellofatto , Jose´ Brunheroto , Calin˘ Cas¸caval , Jose´ G. ¡ Castanos˜ , Luis Ceze , Paul Crumley , C. Christopher Erway , Joseph Gagliano , Derek Lieber , Xavier Martorell , Jose´ E. Moreira , Alda Sanomiya , and Karin ¡ Strauss ¢ IBM Thomas J. Watson Research Center Yorktown Heights, NY 10598-0218 £ gheorghe,ralphbel,brunhe,cascaval,castanos,pgc,erway, jgaglia,lieber,xavim,jmoreira,sanomiya ¤ @us.ibm.com ¥ Department of Computer Science University of Illinois at Urbana-Champaign Urabana, IL 61801 £ luisceze,kstrauss ¤ @uiuc.edu Abstract. The Blue Gene/L supercomputer will use system-on-a-chip integra- tion and a highly scalable cellular architecture. With 65,536 compute nodes, Blue Gene/L represents a new level of complexity for parallel system software, with specific challenges in the areas of scalability, maintenance and usability. In this paper we present our vision of a software architecture that faces up to these challenges, and the simulation framework that we have used for our experiments. 1 Introduction In November 2001 IBM announced a partnership with Lawrence Livermore National Laboratory to build the Blue Gene/L (BG/L) supercomputer, a 65,536-node machine de- signed around embedded PowerPC processors. Through the use of system-on-a-chip in- tegration [10], coupled with a highly scalable cellular architecture, Blue Gene/L will de- liver 180 or 360 Teraflops of peak computing power, depending on the utilization mode. Blue Gene/L represents a new level of scalability for parallel systems. Whereas existing large scale systems range in size from hundreds (ASCI White [2], Earth Simulator [4]) to a few thousands (Cplant [3], ASCI Red [1]) of compute nodes, Blue Gene/L makes a jump of almost two orders of magnitude.
    [Show full text]
  • Wireless Backhaul Evolution Delivering Next-Generation Connectivity
    Wireless Backhaul Evolution Delivering next-generation connectivity February 2021 Copyright © 2021 GSMA The GSMA represents the interests of mobile operators ABI Research provides strategic guidance to visionaries, worldwide, uniting more than 750 operators and nearly delivering actionable intelligence on the transformative 400 companies in the broader mobile ecosystem, including technologies that are dramatically reshaping industries, handset and device makers, software companies, equipment economies, and workforces across the world. ABI Research’s providers and internet companies, as well as organisations global team of analysts publish groundbreaking studies often in adjacent industry sectors. The GSMA also produces the years ahead of other technology advisory firms, empowering our industry-leading MWC events held annually in Barcelona, Los clients to stay ahead of their markets and their competitors. Angeles and Shanghai, as well as the Mobile 360 Series of For more information about ABI Research’s services, regional conferences. contact us at +1.516.624.2500 in the Americas, For more information, please visit the GSMA corporate +44.203.326.0140 in Europe, +65.6592.0290 in Asia-Pacific or website at www.gsma.com. visit www.abiresearch.com. Follow the GSMA on Twitter: @GSMA. Published February 2021 WIRELESS BACKHAUL EVOLUTION TABLE OF CONTENTS 1. EXECUTIVE SUMMARY ................................................................................................................................................................................5
    [Show full text]
  • Cellular Wave Computers and CNN Technology – a Soc Architecture with Xk Processors and Sensor Arrays*
    Cellular Wave Computers and CNN Technology – a SoC architecture with xK processors and sensor arrays* Tamás ROSKA1 Fellow IEEE 1. Introduction and the main theses 1.1 Scenario: Architectural lessons from the trends in manufacturing billion component devices when crossing the threshold of 100 nm feature size Preliminary proposition: The nature of fabrication technology, the nature and type of data to be processed, and the nature and type of events to be detected or „computed” will determine the architecture, the elementary instructions, and the type of algorithms needed, hence also the complexity of the solution. In view of this proposition, let us list a few key features of the electronic technology of Today and its consequences.. (i) Convergence of CMOS, NANO and OPTICAL technologies towards a cellular architecture with short and sparse wires CMOS chips: * Processors: K or M transistors on an M or G transistor die =>K processors /chip * Wires: at 180 nm or below, gate delay is smaller than wire delay NANO processors and sensors: * Mainly 2D organization of cells integrating processing and sensing * Interactions mainly with the neighbours OPTICAL devices: * parallel processing * optical correlators * VCSELs and programable SLMs, Hence the architecture should be characterized by * 2 D layers (or a layered 3D) * Cellular architecture with * mainly local and /or regular sparse wireing leading via Î a Cellular Nonlinear Network (CNN) Dynamics 1 The Faculty of Information Technology and the Jedlik Laboratories of the Pázmány University, Budapest and the Computer and Automation Institute of the Hungarian Academy of Sciences, Budapest, Hungary ([email protected], www.itk.ppke.hu) * Research supported by the Office of Naval Research, Human Frontiers of Science Program, EU Future and Emergent Technologies Program, the Hungarian Academy of Sciences, and the Jedlik Laboratories of the Pázmány University, Budapest 0-7803-9254-X/05/$20.00 ©2005 IEEE.
    [Show full text]
  • LDMOS for Improved Performance
    > Submitted to IEEE Transactions on Electron Devices < Final MS # 8011B 1 Extended-p+ Stepped Gate (ESG) LDMOS for Improved Performance M. Jagadesh Kumar, Senior Member, IEEE and Radhakrishnan Sithanandam Abstract—In this paper, we propose a new Extended-p+ Stepped Gate (ESG) thin film SOI LDMOS with an extended-p+ region beneath the source and a stepped gate structure in the drift region of the LDMOS. The hole current generated due to impact ionization is now collected from an n+p+ junction instead of an n+p junction thus delaying the parasitic BJT action. The stepped gate structure enhances RESURF in the drift region, and minimizes the gate-drain capacitance. Based on two- dimensional simulation results, we show that the ESG LDMOS exhibits approximately 63% improvement in breakdown voltage, 38% improvement in on-resistance, 11% improvement in peak transconductance, 18% improvement in switching speed and 63% reduction in gate-drain charge density compared with the conventional LDMOS with a field plate. Index Terms—LDMOS, silicon on insulator (SOI), breakdown voltage, transconductance, on- resistance, gate charge I. INTRODUCTION ATERALLY double diffused metal oxide semiconductor (LDMOS) on SOI substrate is a promising Ltechnology for RF power amplifiers and wireless applications [1-5]. In the recent past, developing high voltage thin film LDMOS has gained importance due to the possibility of its integration with low power CMOS devices and heterogeneous microsystems [6]. But realization of high voltage devices in thin film SOI is challenging because floating body effects affect the breakdown characteristics. Often, body contacts are included to remove the floating body effects in RF devices [7].
    [Show full text]
  • ATHENA NGSO SATELLITE EXHIBIT 1 Technical Information To
    REDACTED FOR PUBLIC INSPECTION ATHENA NGSO SATELLITE EXHIBIT 1 Technical Information to Supplement Form 442 and Application Narrative A.1 Scope and Purpose This exhibit supplements FCC Form 442 and contains the technical information referenced in the application narrative that is required by Parts 5 and 25 of the Commission’s rules. A.2 Radio Frequency Plan (§25.114(c)(4)) The Athena satellite will have two E-band uplinks and two E-band downlinks. The downlink emissions are nominally centered at 72 GHz and 75 GHz and the uplink emissions are nominally centered at 82 GHz and 85 GHz1. The bandwidth for both the uplinks and downlinks is 2.1852 GHz. The TT&C uplink will be conducted at 2082 MHz with an occupied bandwidth of 1.5 MHz. The TT&C downlink will be conducted at 8496.25 MHz with an occupied bandwidth of 2.3 MHz. Table A.2-1 shows the frequency ranges to be used by the Athena satellite. 1 There is the possibility that mild tuning may be performed from the planned 72, 75, 82 and 85 GHz centered carriers (e.g., 74.8 and 82.2 GHz may be used for example to mitigate any potential, mild “inter-channel interference” due to spectral regrowth issues and limited transmit- to-receive isolation). In addition, a limited number of tests, estimated at one to two dozen, may be performed with continuous wave (CW), unmodulated carriers as far out as the band edges (i.e., 71-76 GHz and 81-82 GHz) to measure the atmospheric attenuation characteristics.
    [Show full text]
  • Performance Modelling and Optimization of Memory Access on Cellular Computer Architecture Cyclops64
    Performance modelling and optimization of memory access on cellular computer architecture Cyclops64 Yanwei Niu, Ziang Hu, Kenneth Barner and Guang R. Gao Department of ECE, University of Delaware, Newark, DE, 19711, USA {niu, hu, barner, ggao}@ee.udel.edu Abstract. This paper focuses on the Cyclops64 computer architecture and presents an analytical model and performance simulation results for the preloading and loop unrolling approaches to optimize the performance of SVD (Singular Value Decomposition) benchmark. A performance model for dissecting the total execu- tion cycles is presented. The data preloading using “memcpy” or hand optimized “inline” assembly code, and the loop unrolling approach are implemented and compared with each other in terms of the total number of memory access cycles. The key idea is to preload data from offchip to onchip memory and store the data back after the computation. These approaches can reduce the total memory access cycles and can thus improve the benchmark performance significantly. 1 Introduction The design concept of computer architecture over the last two decades has been mainly on the exploitation of the instruction level parallelism, such as pipelining,VLIW or superscalar architecture. For the next generation of computer architecture, hardware threading multiprocessor is becoming more and more popular. One approach of hard- ware multithreading is called CMP (Chip MultiProcessor) approach, which proposes a single chip design that uses a collection of independent processors with less resource sharing. An example of CMP architecture design is Cyclops64 [1–5], a new architec- ture for high performance parallel computers being developed at the IBM T. J. Watson Research Center and University of Delaware.
    [Show full text]