DOCSLIB.ORG

TRANSISTOR PARASITICS: Time Constants and Frequency Domain Analysis

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
TRANSISTOR PARASITICS: Time Constants and Frequency Domain Analysis Circuits, Devices, Networks, and Microelectronics CHAPTER 12. TRANSISTOR PARASITICS: Time constants and frequency domain analysis 12.1 SINGLE TIME-CONSTANT ANALYSIS The speed of a circuit is governed by its time constants. For most electronic circuits these are due to capacitances since (1) capacitances are used for coupling signals into and/or out of the transistor and (2) transistor devices have parasitic capacitances. Coupling capacitances are on the order of F and parasitic capacitances are on the order of pF and fF, (depending on the type of transistors). Assuming resistance defaults of k the expectations should be (coupling) = RC = 1k × 1F = 1msec → f in kHz (parasitic) = RC = 1k × 1pF = 1nsec → f in GHz The default context is illustrated by figure 12.1-1. And the expectations are then a shortcut. Figure 12.1-1. CS topology with coupling capacitances (default = F) and source resistance RZ. Another shortcut is the approximation conversion between time constants and frequency 1 f 0.16 where = 1/ 2 And even though the radian frequency () is the analytical domain for poles and zeros the operational domain is always Herzian frequency. Impulses will always relate to rise times and fall times and to overshoots and undershoots. The frequency domain will relate to the Bode magnitude plot as represented by figure 12.1-2. 317 Circuits, Devices, Networks, and Microelectronics Figure 12.1-2. Bode plot response of a single stage subcircuit. The Bode magnitude plot is characterized by (1) midband gain (|vL/vS|) and (2) upper and lower 3dB roll- off corners. The corners relate to poles, and poles are defined by RC time constants. The lower frequency poles are usually due to the coupling capacitances (F) and the lower pole frequency corner may roughly be approximated by p L p L1 p L2 p L3 ... (12.1-1) where pL1, pL2, pL3, .. are (single time constant) low frequency poles. The higher pole frequency corner may be roughly approximated by 1 1 1 1 .. = H1 H 2 H 3 ... (12.1-2) pH pH1 pH 2 pH 3 Where pH1, pH2, pH3, .. are (single time constant) high frequency poles. Take note that it may be more convenient to use time constants rather than poles for the high-frequency assessments. Be aware that these approximations are crude. In reality the circuit should be assessed by network analysis using complex admittances and impedances. But this sort of analysis is not one for back-of-the envelope assessments. Fortunately we have pspice or some other circuit simulation utility that will accomplish multi-node nodal analysis with considerable alacrity. And its post-processor will generate Bode magnitude plots, Bode phase plots and even extract the fL and fH corner information. Equations (12.1-1) and (12.1-2) are a means to make a rough assessment as well as determine which poles are dominant. The dominant poles are the ones that become targets when extending the reach of the circuit. Equation (12.1-1) shows that the highest of the low frequency poles is dominant and equation (12.1-2) shows us that the lowest of the high frequency poles is dominant. The rest of the story relies on the assumption that the poles are separable. They are not. But for the sake of assessment they are treated as if they can be isolated as if each were dominant. And that assumption is 318 Circuits, Devices, Networks, and Microelectronics sufficient to make practical use of the simplifying context of equations (12.1-1) and (12.1-2), whether for the benefit of a rough definition of the circuit performance characteristics or for identifying the constraints and redesigning for a greater reach. 12.2 LOW-FREQUENCY APPROXIMATIONS Using the assumption that the poles are separable and that capacitances can be treated as separable the rest of the story is in the resistances. Each capacitance will have a resistance link through which it will charge and discharge. And that is one of the reasons why the resistance of the input source must be included. It forms part of the resistance path for the input coupling capacitance. If the source is from a previous stage then it is the output resistance of that stage. However if it is from a transducer (more common) then it must be ascertained from the specification of the transducer. A transducer is defined in terms of its short-circuit current (iSS) and its open-circuit (signal) voltage vS so that RZ = vS/iSS (source transducer resistance) (12.2-1) It then becomes part of the resistance that is ‘seen’ by the input capacitance. This context is represented by figure 12.2-1. Figure 12.2-1. (Low frequency) pole for the input capacitance (C1). And then the time constant is L1 RZ Rin C1 (12.2-2) for which pL1 = 1/L1. Since Rin can be determined by inspection the pole can also be determined by inspection, - or at least by no more than a couple of hiccups. The time constant associated with the output is similar to that of the input. And it also includes the resistance RL which is external to the two-port subcircuit. It has been included before as a part of the 319 Circuits, Devices, Networks, and Microelectronics signal load of the transistor. It may be a transducer for vibrating another medium. More likely RL is the input resistance to the next stage. Its context is shown by figure 12.2-2. Figure 12.2-2. (Low frequency) pole for the output capacitance (C2). The time constant associated with the output capacitance is L2 Rout RL C 2 (12.2-2) for which pL2 = 1/L2. Since Rout can be done by inspection, particularly in its rough form, this pole can also be done by inspection. Keep in mind that approximations are rampant in the science and art of electronics, in particular in the evaluation of the frequency domain for which the analysis represented by the above equations will be superceded by simulation. But the step is necessary for the preliminary assessment and for making judgment calls on device sizing. If a circuit includes a bypass capacitance as identified by topologies such as that shown by figure 12.1-1 (CS topology) it also fits into the same category as figure 12.2-1 and 12.2-2 in that the rest of its story is L3 R5 || R4 RiE C3 (12.2-3) and for which pL3 = 1/L3. The context of this capacitance is represented by figure 12.2-3, where it should be evident that the smaller resistances (R4 + RiE) will be dominant. If it is applied to the FET then the dominant resistance will be (R4 + RiS). Figure 12.2-3. Low frequency pole for the bypass capacitance (C3). 320 Circuits, Devices, Networks, and Microelectronics The small resistance (R4 + RiE) will not only dominate the approximations (the results will always be smaller than the smallest) they will also cause C3 to dominate the set of low frequency poles unless C3 is made considerably larger than the other capacitances. Keep in mind that the pole is the reciprocal of the time constant and so the highest of the low also is associated with the smallest time constant. So if C3 is small and (R4 + RiE) is small courtesy of its circumstance, then the pole associated with C3 (bypass capacitance) will most likely be the dominant pole. Consider the following example EXAMPLE 12.2-1: For the CE topology shown and an input transducer with open circuit signal voltage vS = 5mV and short-circuit signal current iSS = 0.1 mA determine (a) source resistance RZ (b) transfer characteristics Rin, Rout and vL/vI, and (c) dominant low frequency pole and the approximate corner frequency fL. And (d) compare the midband gain and lower corner frequency to the result using pspice. ANALYTICAL SOLUTIONS: (a) RZ = vS/iSS = 5.0mV/0.1mA = 50 k (b) For the source current shown gm = 40 × I = 4.0mA/V. By inspection RiB = 75k [= 100 × (1/4.0 + 0.5)] Then (by inspection) Rin k ( = 150||75||75 ) vL 30 45 And by inspection Rout = 30 k (R3 ) and -24V/V vI 1 4 0.5 (and where | -24V/V| is approximately 28dB) (c) The time constant for capacitance C1 is 1 = 0.2 × (50 + 30) = 16 ms → pL1 = .0625 kr/s The time constant for capacitance C2 is 2 = 0.2 × (30 + 45) = 15 ms → pL2 = .0667 kr/s 1 RBS 1 150|| 75|| 50 RiE = = 0.5 k g m F 4 100 And so the time constant for capacitance C3 is 3 = 4.0 × (0.5+ 0.5) = 4 ms → pL3 = 0.25 kr/s * Note that pL3 gets recognition and a star because it is the dominant pole. 321 Circuits, Devices, Networks, and Microelectronics The low frequency corner pole is approximated by pL = (.0625 + .0667 + 0.25) = 0.38 kr/s For which fL 0.16 × 0.38 = .061 kHZ = 61 Hz PSPICE SOLUTIONS: The circuit execution in pspice gives results as shown. The cursor coordinates indicate the midband gain |vL/vS| in dB and the low-frequency corner in Hz The pspice assessment shows a |vL/vS| midband gain of 19.2 dB and a low frequency corner defined by (19dB – 3dB = 16dB) of value fL = 47.0 Hz . The pspice value is the more accurate result. The analytical value is not inconsistent with that of the pspice corner and supplies more information about the dominant components within the circuit. 12.3 PARASITIC CAPACITANCES in TRANSISTORS The simulation result for the previous example also shows that there is an upper-frequency roll-off at approximately 200kHz.
Load more

Recommended publications
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • Negative Capacitance in a Ferroelectric Capacitor
    Negative Capacitance in a Ferroelectric Capacitor Asif Islam Khan1, Korok Chatterjee1, Brian Wang1, Steven Drapcho2, Long You1, Claudy Serrao1, Saidur Rahman Bakaul1, Ramamoorthy Ramesh2,3,4, Sayeef Salahuddin1,4* 1 Dept. of Electrical Engineering and Computer Sciences, University of California, Berkeley 2 Dept. of Physics, University of California, Berkeley 3 Dept. of Material Science and Engineering, University of California, Berkeley 4 Material Science Division, Lawrence Berkeley National Laboratory, Berkeley, *To whom correspondence should be addressed; E-mail: [email protected] The Boltzmann distribution of electrons poses a fundamental barrier to lowering energy dissipation in conventional electronics, often termed as Boltzmann Tyranny1-5. Negative capacitance in ferroelectric materials, which stems from the stored energy of phase transition, could provide a solution, but a direct measurement of negative capacitance has so far been elusive1-3. Here we report the observation of negative capacitance in a thin, epitaxial ferroelectric film. When a voltage pulse is applied, the voltage across the ferroelectric capacitor is found to be decreasing with time–in exactly the opposite direction to which voltage for a regular capacitor should change. Analysis of this ‘inductance’-like behavior from a capacitor presents an unprecedented insight into the intrinsic energy profile of the ferroelectric material and could pave the way for completely new applications. 1 Owing to the energy barrier that forms during phase transition and separates the two degenerate polarization states, a ferroelectric material could show negative differential capacitance while in non-equilibrium1-5. The state of negative capacitance is unstable, but just as a series resistance can stabilize the negative differential resistance of an Esaki diode, it is also possible to stabilize a ferroelectric in the negative differential capacitance state by placing a series dielectric capacitor 1-3.
    [Show full text]
  • Very High Frequency Integrated POL for Cpus
    Very High Frequency Integrated POL for CPUs Dongbin Hou Dissertation submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY in Electrical Engineering Fred C. Lee, Chair Qiang Li Rolando Burgos Daniel J. Stilwell Dwight D. Viehland March 23rd, 2017 Blacksburg, Virginia Keywords: Point-of-load converter, integrated voltage regulator, very high frequency, 3D integration, ultra-low profile inductor, magnetic characterizations, core loss measurement © 2017, Dongbin Hou Dongbin Hou Very High Frequency Integrated POL for CPUs Dongbin Hou Abstract Point-of-load (POL) converters are used extensively in IT products. Every piece of the integrated circuit (IC) is powered by a point-of-load (POL) converter, where the proximity of the power supply to the load is very critical in terms of transient performance and efficiency. A compact POL converter with high power density is desired because of current trends toward reducing the size and increasing functionalities of all forms of IT products and portable electronics. To improve the power density, a 3D integrated POL module has been successfully demonstrated at the Center for Power Electronic Systems (CPES) at Virginia Tech. While some challenges still need to be addressed, this research begins by improving the 3D integrated POL module with a reduced DCR for higher efficiency, the vertical module design for a smaller footprint occupation, and the hybrid core structure for non-linear inductance control. Moreover, as an important category of the POL converter, the voltage regulator (VR) serves an important role in powering processors in today’s electronics.
    [Show full text]
  • RX200, RX100 Series Application Note Overview of CTSU Operation
    APPLICATION NOTE RX200, RX100 Series R01AN3824EU0100 Rev 1.00 Overview of CTSU operation May 10, 2017 Introduction This document gives an operational overview of the capacitive touch sensing unit (CTSU) associated with a variety of RX and Synergy MCUs, including functioning principals and waveforms describing its operation in mutual and self- capacitive modes. Target Device RX230, RX231, RX130, and RX113. Contents 1. The components of capacitive touch ............................................................................. 2 2. Generation of the Electrostatic Field ............................................................................. 2 2.1 Overview of Parasitic capacitance ............................................................................................ 3 3. CTSU Capacitance Estimation ........................................................................................ 4 3.1 Measuring current via the Self-Capacitance Method .............................................................. 4 3.2 Measuring current via the Mutual-Capacitance Method ......................................................... 6 3.2.1 Simulation of the currents in Mutual Mode ........................................................................ 8 3.3 Turning the current to a digital measurement ......................................................................... 9 R01AN3824EU0100 Rev 1.00 Page 1 of 11 May 10, 2017 RX200, RX100 Series Overview of CTSU operation 1. The components of capacitive touch Renesas’ capacitive touch solution
    [Show full text]
  • Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
    Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline • Low-frequency small-signal equivalent circuit model • High-frequency small-signal equivalent circuit model Reading Assignment: Howe and Sodini; Chapter 4, Sections 4.5-4.6 Announcements: 1.Quiz#1: March 14, 7:30-9:30PM, Walker Memorial; covers Lectures #1-9; open book; must have calculator • No Recitation on Wednesday, March 14: instructors or TA’s available in their offices during recitation times 6.012 Spring 2007 Lecture 10 1 Large Signal Model for NMOS Transistor Regimes of operation: VDSsat=VGS-VT ID linear saturation ID V DS VGS V GS VBS VGS=VT 0 0 cutoff VDS • Cut-off I D = 0 • Linear / Triode: W V I = µ C ⎡ V − DS − V ⎤ • V D L n ox⎣ GS 2 T ⎦ DS • Saturation W 2 I = I = µ C []V − V •[1 + λV ] D Dsat 2L n ox GS T DS Effect of back bias VT(VBS ) = VTo + γ [ −2φp − VBS −−2φp ] 6.012 Spring 2007 Lecture 10 2 Small-signal device modeling In many applications, we are only interested in the response of the device to a small-signal applied on top of a bias. ID+id + v - ds + VDS v + v gs - - bs VGS VBS Key Points: • Small-signal is small – ⇒ response of non-linear components becomes linear • Since response is linear, lots of linear circuit techniques such as superposition can be used to determine the circuit response. • Notation: iD = ID + id ---Total = DC + Small Signal 6.012 Spring 2007 Lecture 10 3 Mathematically: iD(VGS, VDS , VBS; vgs, vds , vbs ) ≈ ID()VGS , VDS ,VBS + id (vgs, vds, vbs ) With id linear on small-signal drives: id = gmvgs + govds + gmbvbs Define: gm ≡ transconductance [S] go ≡ output or drain conductance [S] gmb ≡ backgate transconductance [S] Approach to computing gm, go, and gmb.
    [Show full text]
  • Analyzing the Effect of Parasitic Capacitance in a Full-Bridge Class-D Current Source Rectifier on a High Step-Up Push–Pull Multiresonant Converter
    sustainability Article Analyzing the Effect of Parasitic Capacitance in a Full-Bridge Class-D Current Source Rectifier on a High Step-Up Push–Pull Multiresonant Converter Anusak Bilsalam 1,* , Chainarin Ekkaravarodome 2, Viboon Chunkag 3 and Phatiphat Thounthong 4 1 Department of Electrical Engineering Technology, College of Industrial Technology (CIT), King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand 2 Advanced Power Electronics and Experiment Laboratory, Department of Instrumentation and Electronics Engineering, Faculty of Engineering, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] 3 Department Electrical and Computer Engineering, Faculty of Engineering, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] 4 Renewable Energy Research Centre, Department of Teacher Training in Electrical Engineering, Faculty of Technical Education, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] * Correspondence: [email protected] Abstract: This paper presents an analysis on the effect of a parasitic capacitance full-bridge class-D current source rectifier (FB-CDCSR) on a high step-up push–pull multiresonant converter (HSPPMRC). The proposed converter can provide high voltage for a 12 V battery using an isolated transformer Citation: Bilsalam, A.; DC Ekkaravarodome, C.; Chunkag, V.; and an FB-CDCSR. The main switches of the push–pull and diode full-bridge rectifier can be operated Thounthong, P.
    [Show full text]
  • Lnt Room 36-412
    ~n;A r lrr^-> , ;-rl _ L N T ROOM 36-412 ,~' t nl S i WITH r S E FEUN CA TESI i r 4 > i o ) Urlt..... .. i 6 I tv J:sos? ', f5a 11,!ls.tr''j'6 8^,t~~~ 0t-,,' -~~~nr w AAPLIFIERS WITI-`PRSAIBED FREQUENCY CHARACTERISTICS AND ARBITRARY BANDWIDTH JOHN G. LINVILL (Qh) copor TECHNICAL REPORT NO. 163 JULY 7, 1950 RESEARCH LABORATORY OF ELECTRONICS MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS t The research reported in this document was made possible through support extended the Massachusetts Institute of Tech- nology, Research Laboratory of Electronics, jointly by the Army Signal Corps, the Navy Department (Office of Naval Research) and the Air Force (Air Materiel Command), under Signal Corps Contract No. W36-039-sc-32037, Project No. 102B; Department of the Army Project No. 3-99-10-022. This report is based on a thesis in the Department of Electrical Engineering, M.I.T. I _ _ I _ __ _ MASSACHUSETTS INSTITUTE OF TECHNOLOGY RESEARCH LABORATORY OF ELECTRONICS Technical Report No. 163 July 7, 1950 AMPLIFIERS WITH PRESCRIBED FREQUENCY CHARACTERISTICS AND ARBITRARY BANDWIDTH John G. Linvill Abstract The amplifier chain, a cascade connection of amplifier tubes connected by two- terminal or two-terminal-pair interstages, is the basic component of the amplifiers designed. Shunt capacitance in the interstages imposes a limit on the amplification per stage over a prescribed band of frequencies. The limit of amplification per stage is inversely proportional to the bandwidth. The method of design of amplifier chains pre- sented leads to simple interstages which are economically close to the maximum in performance for the shunt capacitance present.
    [Show full text]
  • Analysis of Low Voltage Regulator Efficiency Based
    ANALYSIS OF LOW VOLTAGE REGULATOR EFFICIENCY BASED ON FERRITE INDUCTOR by MRIDULA KOTHAKONDA A THESIS Submitted in partial fulfillment of the requirements for the degree of Master of Science in the Department of Electrical and Computer Engineering in the Graduate School of The University of Alabama TUSCALOOSA, ALABAMA 2010 Copyright Mridula Kothakonda 2010 ALL RIGHTS RESERVED ABSTRACT Low voltage regulator based on ferrite inductor, using single- and two-phase topologies, were designed and simulated in MATLAB. Simulated values of output voltage and current were used to evaluate the buck converter (i.e., low voltage regulator) for power efficiency and percentage ripple reduction at frequencies between 1 and 10 MHz with variable loads from 0.024 to 4 Ω. The parameters, such as inductance of 20 nH, quality factor of 15 of fabricated ferrite inductor and DC resistance (DCR) of 8.3 mΩ, were used for efficiency analysis of the converter. High current around 40 A was achieved by the converter at low load values. Low output voltage in the range of 0.8-1.2 V was achieved. The simulated results for the single- and two- phase converter were compared for maximum efficiency and lowest ripple in output voltage and current. The maximum efficiency of 97 % with load of 0.33 Ω and the lowest ripple current of about 2.3 mA were estimated for the two-phase converter at 10 MHz. In summary, the two- phase converter showed higher efficiency and lower ripple voltage and current than those of the single-phase converter. In addition, the efficiency of single- and two-phase converters based on ferrite inductor was compared to single- and two-phase converters based on air-core inductor.
    [Show full text]
  • Parasitic Oscillation and Ringing of Power Mosfets Application Note
    Parasitic Oscillation and Ringing of Power MOSFETs Application Note Parasitic Oscillation and Ringing of Power MOSFETs Description This document describes the causes of and solutions for parasitic oscillation and ringing of power MOSFETs. © 2017 - 2018 1 2018-07-26 Toshiba Electronic Devices & Storage Corporation Parasitic Oscillation and Ringing of Power MOSFETs Application Note Table of Contents Description ............................................................................................................................................ 1 Table of Contents ................................................................................................................................. 2 1. Parasitic oscillation and ringing of a standalone MOSFET .......................................................... 3 2. Forming of an oscillation network ....................................................................................................... 3 2.1. Oscillation phenomenon ..................................................................................................................... 3 2.1.1. Feedback circuit (positive and negative feedback) ......................................................................... 4 2.1.2. Conditions for oscillation ...................................................................................................................... 5 2.2. MOSFET oscillation .............................................................................................................................. 5 2.2.1.
    [Show full text]
  • The MOS Tetrode Transistor Is Studied in This Project
    AN ABSTRACT OF THE THESIS OF Thawee Limvorapun for the Master of Science (Name) (Degree) in Electrical and Electronics Engineering (Major) 4; -- 7 -- presented on . (Date) Title: THE MOS TETROD.° mr""TcTcm"" Redacted for Privacy Abstract approved: James C. Lodriey The MOS tetrode transistor is studied in this project. This device is ideally suited for high frequency and switching application. In effect it is the solid state analogy of a multigrid vacuum tube performing a very useful multigrid function. A new structure is developed for p-channel 10 ohm-cm. silicon substrate of (111) crystal orientation. This structure consists of an aluminum con- trol gate G1 buried in the pyrolytic SiO2, or E-gun evapo- ration SiO with thermal oxide for the control gate in- 2' sulator. An offset gate G2 produces another channel L2 and causes a longer pinchoff region in the device. The drain breakdown can be maximized so as to approach bulk breakdown as the result of the redistribution of the surfacefield. is very low, ap- The Miller feedback capacitance CGl-D proaching values similar to those of the vacuum pentodes. This paper describes the design, artwork, pyrolytic SiO and E-gun evaporation SiO process. The V-I 2 2 characteristics, dynamic drain resistance, capacitance, small signal equivalent circuit and large signal limitation, and drain breakdown voltage are also discussed. THE MOS TETRODE TRANSISTOR by Thawee Limvorapun A THESIS submitted to Oregon State University in partial fulfillment of the requirements for the degree of Master of Science June 1973 APPROVED: Redacted for Privacy Associa e rofessor of Electrical andEleC-E-Anics Engineering in charge of major Redacted for Privacy Head of Department of Electrical and Electronics Engineering Redacted for Privacy Dean of Graduate School Date thesis is presented 6- 7- 7 2 Typed by Erma McClanathan for Thawee Limvorapun ACKNOWLEDGMENTS I wish to express my sincere appreciation to my advisor, Professor James C.
    [Show full text]
  • Design, Fabrication, and Characterization of Three‑Dimensional Embedded Capacitor in Through‑Silicon Via
    This document is downloaded from DR‑NTU (https://dr.ntu.edu.sg) Nanyang Technological University, Singapore. Design, fabrication, and characterization of three‑dimensional embedded capacitor in through‑silicon via Lin, Ye 2019 Lin, Y. (2019). Design, fabrication, and characterization of three‑dimensional embedded capacitor in through‑silicon via. Doctoral thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/102666 https://doi.org/10.32657/10220/48586 Downloaded on 28 Sep 2021 02:52:36 SGT ( O n th e S p ine) DESIGN, FA BRICATION, AND CHARACTERIZATION OF 3 DESIGN, FABRICATION, AND CHARACTERIZATION OF THREE-DIMENSIONAL EMBEDDED CAPACITOR IN THROUGH-SILICON VIA - D EMBEDDED CAPACITOR IN TSV LIN YE LIN YE SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING 2019 2019 DESIGN, FABRICATION, AND CHARACTERIZATION OF THREE-DIMENSIONAL EMBEDDED CAPACITOR IN THROUGH-SILICON VIA LIN YE (B. Eng., Nanyang Technological University) SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING A thesis submitted to the Nanyang Technological University in partial fulfillment of the requirement for the degree of Doctor of Philosophy 2019 Statement of Originality I hereby certify that the work embodied in this thesis is the result of original research, is free of plagiarised materials, and has not been submitted for a higher degree to any other University or Institution. 28 May 2019 Date Lin Ye Supervisor Declaration Statement I have reviewed the content and presentation style of this thesis and declare it is free of plagiarism and of sufficient grammatical clarity to be examined. To the best of my knowledge, the research and writing are those of the candidate except as acknowledged in the Author Attribution Statement.
    [Show full text]
  • High Frequency Passive Components
    EECS 142 Laboratory #1 High Frequency Passive Components Prof. A. M. Niknejad and Dr. Joel Dunsmore University of California Berkeley, CA 94720 February 11, 2013 1 1 Introduction Passive components play an important role in RF and microwave circuits. For instance, inductors are commonly employed to tune out the capacitance of transistors by forming resonant circuits. Inductors and capacitors together are used to build filters and impedance matching circuits. In communication circuits, filtering and matching are important functions for attenuating unwanted signals while maximizing the gain of desired frequencies. Unfortu- nately, there are no ideal inductors, capacitors, or resistors, and the unwanted characteristics of these components are called parasitics. In this laboratory, you will learn about the high frequency parasitics associated with passive components. These parasitics add loss and limit the upper frequency range over which the components function properly. 2 PCB Manufacturing All circuits will be fabricated using a simple two-layer printed circuit board (PCB). The PCB consists of a low-cost dielectric material, usually FR4 (r = 4:4), with a thickness of 62 mils1, and two layers of Cu metal layer. The copper layers are plated with solder, which doesn't oxidize and which melts at low temperature. The metal layers have a thickness of 34 µm. Normally you would pattern the metal layers to produce your circuit but in the interest of time, the boards have been prefabricated to take on a standard form. The backside of the board is a solid ground plane. Connections to ground must travel through a plated-through \via" to reach the backside.
    [Show full text]