DOCSLIB.ORG

Study of Parasitic Capacitance Effect on Low Pass CMOS Active Filters

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Study of Parasitic Capacitance Effect on Low Pass CMOS Active Filters Study of Parasitic Capacitance Effect on Low Pass CMOS Active Filters Xu Donglin and Ren Junvan ASIC & System State Key Lab, Microelectronics Department, Fudan University, Shanghai, 200433 dl.xii:Ciccc or" Abstract - This paper clarifies a classic first-order low With the incorrect negligence to input parasitic pass filter could not be considered as the classical one capacitors, it is proved a classical first-order low pass when we take into account the input parasitic filter transfers to a virtual full pass filter (we'll explain capacitance of the CMOS amplifier, which contributes a the name later). Futher discussion clarifies frequency zero into the transfcr function of the low pass filter. response of the open loop operational amplifiers merely Based on that analysis, interestingly a socalled virtual hut uifortunately limits that of the full pass filter. full pass filter is designed using the same structure, This finding is also applied to analysis of high-order Ivhich frequency response is however limited by the low pass filters in section III to examine the influence. open loop transfer function ofthe amplifier. It highlights Then section IV gives a brief sumnialy. the importance of taking into account the parasitics in hieh li-eqitency cii-cui1 design. Analysis ol' parasitic U. Modeling of Classical first-order Low Pass Filter capacitance of high-order low pass filters also proves it mav decrease the order of the filters.' I Introduction With the growth of wireless conmunication market, CMOS integrated circuits desigm has come into a GHz era. Great interests are devoted to parasitics, device and channel modeling, which previously, in tam of accuracy, pia!, a negligihle role in the relatively lo& speed circuits. Fig. I. Classical first-order low pass filter with input Input capacitance of CMOS operational amplifiers is capacitancc niodcl of thc CMOS anipliticr among the parasitics we neglected in the design of active .4. Transfer jaictioti of classical Jrsr-order low pass analog filteis [I].With the frequency incizase, this small Jlter- capacitance ive believed now give such a great effect to The simplest active filter employing the non-invetting the transfer function of filters that we have to change feedback amplifier is shown in Fig. 1. The amplifier is some classical concepts. assumed to have vel? high open-loop gain A, the circuit The transfer function of a classical first-order low pass gain being contiolled by resisters R, and RI filter is derived in section I1 with the modeling of the [K=lt(R,/R,)]. Filtering action is performed by the input capacitance, to demonstrate that change and show RI-CI frequency selective network, which is cascaded the accm-acy compared to SPICE simulation results. with the amplifier. The analysis above usually neglects the input capacitance ol' the CMOS amplifier when che This work is supported by Shanghai AM R&D Fund, 2001 . frequency conceined is not vely high or the capacitor C, Projrct Codc: 0102. 0-7803-7889-X/03/$17.00@2003 IEEE. 992 Authorized licensed use limited to: MIT Libraries. Downloaded on July 2, 2009 at 12:43 from IEEE Xplore. Restrictions apply. is much la]-ger thnn that of the input parasitic in order of magnitude. In this paper, we analyze the transfer function of this classical first-order low pass filter with the additional influence of the input capacitance of C,", and Cm2.The From now on, the classical low pass filter meeting detail expression for C,, is discussed in [2],but here we equation (9) is intendedly named full pass filter to analyze the effect hvjust adding those to our circuit. And distinguish itself from others. It means the classical from this analysis, we could still see how and when this firs-order low pass filter is no longer a circuit whose effect changes the classical transfer function. name stands for, when input capacitance of the CMOS Nodal analvsis at nodes (a) and @)yields: amplifier comes close to equation (9). If we design a low v -J/ pass filter satisfving equation (9), the transfer function + y>. SC, + 1.: . SC,", = 0 (1) R, becomes into a full pass fonii: and , which leaves far away fiam OUT design objective. li, r,; =..~(i:-vJ, r3:-vb=---to (3) A C. Firqueiicy msponse Iin~irarion for A large. Using a form of classical first-order low pass filter Therefore r': -5.1.; and combining equations (1) and and the condition descrihed hy equation (9), we could (2) gixs gel an ou(pul signal amplfied by a laclor of K and without any phase shift with respect to thd input signal in (4) a veT wide frequency hand, as shown in Fig.2. It's As espccted; ii'C,,,, and equal to 0, equation (4) pi-ominent that the perlbimance of original low pars coiiies hack to the ti-anzfer function of classical filters shift far aii'ay from expected. The circuit first-older lo\v pass filtei-. But taking into account the parameters are listed in table I. effect of CjB2produces a left-half-plane zero: Jndeed: this full pass filter cannot really be obtained, for some other parasitics neglected in analysis ahove. Though much smaller than even the input paiasitic capacitance of the aniplifier, an equivalent output E. Design considei.atiom/ior/ii/l pass Jlrer capacitance limits the frequency response of the Using equation (5) and transfer function of classical so-called full pass filter. The output parasitic capacitance fil-st-oi-derIOW pass filter, equation (4) becomes: attenuates the gain A of the amplifier when the frequency increases. It makes the equation (3) obsolete, then the equation (4) and so on. where, Further derivation proves the transfer function of the h- =I +R,/R, full pass filter is: Assume that PI is cancelled by Z,, transfer function (6) consequentlv ha.; 110 relation with the frequency. And where CO,R, e-e the equivalent output capacitance and so \ve call it a full pass filter. Then it should he met: iesistance of the ampliiiei- respectively. To make 993 Authorized licensed use limited to: MIT Libraries. Downloaded on July 2, 2009 at 12:43 from IEEE Xplore. Restrictions apply. conclusion tractable, we have assumed the maintain a full pass filter from that on. ti;msconductance G,. of the amplifier equals to l/RI, On the other hand, Fig.? proves that considering input otherwise poles in equation (11) may change a bit but capacitance gives more accurate expression than that of too complicated to he listed here. the well-accepted analysis to a classical low pass filtet-, Equation (11) returns to classical first-order low pass especially when the circuit satisfy the equation (9), (13). filter only when it meets: The triangle curves in Fig.? are obtained with classical first-order low pass filter analysis without consideration of input capacitance. The real frequency response is The dominant pole locates at P, = -l/[(C, +Cm,)k,] shown by cross cun~es,to which the dash curve derived In the ctse of designing a full pass filter, it should be from our analysis fits vey well. satistied with: More accmate transfer function of full pass filter could he obtained by taking into consideration the other parasitic capacitance like ones connecting the input and , where tirquency response is limited by pole: the output of the amplifier. But for the interest of this paper, it's enough to highlight the effect of the parasitics (14) capacitance when doing filter design. If the gain K is large, pole of the full pass filter approximates that of open loop amplifier. In another Itl. High-order Low Pass Filter Extension words: frequency response of the open loop amplifier limits lhat or the rid1 p liller. Thus, so called I'ull pass filter is indeed a virtual full pass filter. TABLE I 8 I 11 2 O.5P > 80dB 1 OOM 1, pig. 3. Classical Secood-order lo\\, pass filter with input .. .. * capacitance iiiodel of the CMOS oniplifier I .. , .. f . With classical analysis, the second-order low pass 'z , ,.%. ;-:: : filter in Fig.3 gives the transfer function: ! -: *I;*. : 1 ..- !LK. C,C,R,II 11 1K' 1 -, Y S'+5 ..-+-+--- +- C,R CL% CA] C,CIR,% ... ',, ".Ti..l (15) -L,.... -~. .- -.--..-.i,--~.-J- , where - ~ . .. ..-&E-2 2 Fig. 2. Frequency response ofthc analyzed hill pass tiller K'=I+R,/R, (16) Fig.2 sho\vs the tuning point where the phase of input We note the input parasitic capacitance merely signal and that of output signal shift away, which means changes RJinto a complex form: thc gain ol' ~huamplifier is no longer large enough to 994 Authorized licensed use limited to: MIT Libraries. Downloaded on July 2, 2009 at 12:43 from IEEE Xplore. Restrictions apply. '1 R, +- R, (17) I + ,SR,C,- Using (I 7); transfer function ( 15) hecomes: __1.'. i; 1.: I (18) It shows parasitic capacitance also produces a zero which may cancel a pole in the transfer function using the siillllar desip method discussed in section 11. This results in a first-order low pass filter though the appetti-ance is a classical second-order low pass filter The same derivation can be applied to higher-order Imv pass fillers, which gives the same finding that parasitic capacitance may decrease the order of the low pass filters in celtniii condition. Iv. Summary Considering Ihc input pmsilic capacilance ol' CMOS amplifier in classical low pass filters gives much more accurate expression than the classical method. To prove this. a full pass filter is designed baxd on analysis this paper derives and the simulation result fits the expected vel? well. And the high-order low pass filters prove the l'inding.
Load more

Recommended publications
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • Negative Capacitance in a Ferroelectric Capacitor
    Negative Capacitance in a Ferroelectric Capacitor Asif Islam Khan1, Korok Chatterjee1, Brian Wang1, Steven Drapcho2, Long You1, Claudy Serrao1, Saidur Rahman Bakaul1, Ramamoorthy Ramesh2,3,4, Sayeef Salahuddin1,4* 1 Dept. of Electrical Engineering and Computer Sciences, University of California, Berkeley 2 Dept. of Physics, University of California, Berkeley 3 Dept. of Material Science and Engineering, University of California, Berkeley 4 Material Science Division, Lawrence Berkeley National Laboratory, Berkeley, *To whom correspondence should be addressed; E-mail: [email protected] The Boltzmann distribution of electrons poses a fundamental barrier to lowering energy dissipation in conventional electronics, often termed as Boltzmann Tyranny1-5. Negative capacitance in ferroelectric materials, which stems from the stored energy of phase transition, could provide a solution, but a direct measurement of negative capacitance has so far been elusive1-3. Here we report the observation of negative capacitance in a thin, epitaxial ferroelectric film. When a voltage pulse is applied, the voltage across the ferroelectric capacitor is found to be decreasing with time–in exactly the opposite direction to which voltage for a regular capacitor should change. Analysis of this ‘inductance’-like behavior from a capacitor presents an unprecedented insight into the intrinsic energy profile of the ferroelectric material and could pave the way for completely new applications. 1 Owing to the energy barrier that forms during phase transition and separates the two degenerate polarization states, a ferroelectric material could show negative differential capacitance while in non-equilibrium1-5. The state of negative capacitance is unstable, but just as a series resistance can stabilize the negative differential resistance of an Esaki diode, it is also possible to stabilize a ferroelectric in the negative differential capacitance state by placing a series dielectric capacitor 1-3.
    [Show full text]
  • Very High Frequency Integrated POL for Cpus
    Very High Frequency Integrated POL for CPUs Dongbin Hou Dissertation submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY in Electrical Engineering Fred C. Lee, Chair Qiang Li Rolando Burgos Daniel J. Stilwell Dwight D. Viehland March 23rd, 2017 Blacksburg, Virginia Keywords: Point-of-load converter, integrated voltage regulator, very high frequency, 3D integration, ultra-low profile inductor, magnetic characterizations, core loss measurement © 2017, Dongbin Hou Dongbin Hou Very High Frequency Integrated POL for CPUs Dongbin Hou Abstract Point-of-load (POL) converters are used extensively in IT products. Every piece of the integrated circuit (IC) is powered by a point-of-load (POL) converter, where the proximity of the power supply to the load is very critical in terms of transient performance and efficiency. A compact POL converter with high power density is desired because of current trends toward reducing the size and increasing functionalities of all forms of IT products and portable electronics. To improve the power density, a 3D integrated POL module has been successfully demonstrated at the Center for Power Electronic Systems (CPES) at Virginia Tech. While some challenges still need to be addressed, this research begins by improving the 3D integrated POL module with a reduced DCR for higher efficiency, the vertical module design for a smaller footprint occupation, and the hybrid core structure for non-linear inductance control. Moreover, as an important category of the POL converter, the voltage regulator (VR) serves an important role in powering processors in today’s electronics.
    [Show full text]
  • RX200, RX100 Series Application Note Overview of CTSU Operation
    APPLICATION NOTE RX200, RX100 Series R01AN3824EU0100 Rev 1.00 Overview of CTSU operation May 10, 2017 Introduction This document gives an operational overview of the capacitive touch sensing unit (CTSU) associated with a variety of RX and Synergy MCUs, including functioning principals and waveforms describing its operation in mutual and self- capacitive modes. Target Device RX230, RX231, RX130, and RX113. Contents 1. The components of capacitive touch ............................................................................. 2 2. Generation of the Electrostatic Field ............................................................................. 2 2.1 Overview of Parasitic capacitance ............................................................................................ 3 3. CTSU Capacitance Estimation ........................................................................................ 4 3.1 Measuring current via the Self-Capacitance Method .............................................................. 4 3.2 Measuring current via the Mutual-Capacitance Method ......................................................... 6 3.2.1 Simulation of the currents in Mutual Mode ........................................................................ 8 3.3 Turning the current to a digital measurement ......................................................................... 9 R01AN3824EU0100 Rev 1.00 Page 1 of 11 May 10, 2017 RX200, RX100 Series Overview of CTSU operation 1. The components of capacitive touch Renesas’ capacitive touch solution
    [Show full text]
  • Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
    Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline • Low-frequency small-signal equivalent circuit model • High-frequency small-signal equivalent circuit model Reading Assignment: Howe and Sodini; Chapter 4, Sections 4.5-4.6 Announcements: 1.Quiz#1: March 14, 7:30-9:30PM, Walker Memorial; covers Lectures #1-9; open book; must have calculator • No Recitation on Wednesday, March 14: instructors or TA’s available in their offices during recitation times 6.012 Spring 2007 Lecture 10 1 Large Signal Model for NMOS Transistor Regimes of operation: VDSsat=VGS-VT ID linear saturation ID V DS VGS V GS VBS VGS=VT 0 0 cutoff VDS • Cut-off I D = 0 • Linear / Triode: W V I = µ C ⎡ V − DS − V ⎤ • V D L n ox⎣ GS 2 T ⎦ DS • Saturation W 2 I = I = µ C []V − V •[1 + λV ] D Dsat 2L n ox GS T DS Effect of back bias VT(VBS ) = VTo + γ [ −2φp − VBS −−2φp ] 6.012 Spring 2007 Lecture 10 2 Small-signal device modeling In many applications, we are only interested in the response of the device to a small-signal applied on top of a bias. ID+id + v - ds + VDS v + v gs - - bs VGS VBS Key Points: • Small-signal is small – ⇒ response of non-linear components becomes linear • Since response is linear, lots of linear circuit techniques such as superposition can be used to determine the circuit response. • Notation: iD = ID + id ---Total = DC + Small Signal 6.012 Spring 2007 Lecture 10 3 Mathematically: iD(VGS, VDS , VBS; vgs, vds , vbs ) ≈ ID()VGS , VDS ,VBS + id (vgs, vds, vbs ) With id linear on small-signal drives: id = gmvgs + govds + gmbvbs Define: gm ≡ transconductance [S] go ≡ output or drain conductance [S] gmb ≡ backgate transconductance [S] Approach to computing gm, go, and gmb.
    [Show full text]
  • Analyzing the Effect of Parasitic Capacitance in a Full-Bridge Class-D Current Source Rectifier on a High Step-Up Push–Pull Multiresonant Converter
    sustainability Article Analyzing the Effect of Parasitic Capacitance in a Full-Bridge Class-D Current Source Rectifier on a High Step-Up Push–Pull Multiresonant Converter Anusak Bilsalam 1,* , Chainarin Ekkaravarodome 2, Viboon Chunkag 3 and Phatiphat Thounthong 4 1 Department of Electrical Engineering Technology, College of Industrial Technology (CIT), King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand 2 Advanced Power Electronics and Experiment Laboratory, Department of Instrumentation and Electronics Engineering, Faculty of Engineering, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] 3 Department Electrical and Computer Engineering, Faculty of Engineering, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] 4 Renewable Energy Research Centre, Department of Teacher Training in Electrical Engineering, Faculty of Technical Education, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] * Correspondence: [email protected] Abstract: This paper presents an analysis on the effect of a parasitic capacitance full-bridge class-D current source rectifier (FB-CDCSR) on a high step-up push–pull multiresonant converter (HSPPMRC). The proposed converter can provide high voltage for a 12 V battery using an isolated transformer Citation: Bilsalam, A.; DC Ekkaravarodome, C.; Chunkag, V.; and an FB-CDCSR. The main switches of the push–pull and diode full-bridge rectifier can be operated Thounthong, P.
    [Show full text]
  • Lnt Room 36-412
    ~n;A r lrr^-> , ;-rl _ L N T ROOM 36-412 ,~' t nl S i WITH r S E FEUN CA TESI i r 4 > i o ) Urlt..... .. i 6 I tv J:sos? ', f5a 11,!ls.tr''j'6 8^,t~~~ 0t-,,' -~~~nr w AAPLIFIERS WITI-`PRSAIBED FREQUENCY CHARACTERISTICS AND ARBITRARY BANDWIDTH JOHN G. LINVILL (Qh) copor TECHNICAL REPORT NO. 163 JULY 7, 1950 RESEARCH LABORATORY OF ELECTRONICS MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS t The research reported in this document was made possible through support extended the Massachusetts Institute of Tech- nology, Research Laboratory of Electronics, jointly by the Army Signal Corps, the Navy Department (Office of Naval Research) and the Air Force (Air Materiel Command), under Signal Corps Contract No. W36-039-sc-32037, Project No. 102B; Department of the Army Project No. 3-99-10-022. This report is based on a thesis in the Department of Electrical Engineering, M.I.T. I _ _ I _ __ _ MASSACHUSETTS INSTITUTE OF TECHNOLOGY RESEARCH LABORATORY OF ELECTRONICS Technical Report No. 163 July 7, 1950 AMPLIFIERS WITH PRESCRIBED FREQUENCY CHARACTERISTICS AND ARBITRARY BANDWIDTH John G. Linvill Abstract The amplifier chain, a cascade connection of amplifier tubes connected by two- terminal or two-terminal-pair interstages, is the basic component of the amplifiers designed. Shunt capacitance in the interstages imposes a limit on the amplification per stage over a prescribed band of frequencies. The limit of amplification per stage is inversely proportional to the bandwidth. The method of design of amplifier chains pre- sented leads to simple interstages which are economically close to the maximum in performance for the shunt capacitance present.
    [Show full text]
  • Analysis of Low Voltage Regulator Efficiency Based
    ANALYSIS OF LOW VOLTAGE REGULATOR EFFICIENCY BASED ON FERRITE INDUCTOR by MRIDULA KOTHAKONDA A THESIS Submitted in partial fulfillment of the requirements for the degree of Master of Science in the Department of Electrical and Computer Engineering in the Graduate School of The University of Alabama TUSCALOOSA, ALABAMA 2010 Copyright Mridula Kothakonda 2010 ALL RIGHTS RESERVED ABSTRACT Low voltage regulator based on ferrite inductor, using single- and two-phase topologies, were designed and simulated in MATLAB. Simulated values of output voltage and current were used to evaluate the buck converter (i.e., low voltage regulator) for power efficiency and percentage ripple reduction at frequencies between 1 and 10 MHz with variable loads from 0.024 to 4 Ω. The parameters, such as inductance of 20 nH, quality factor of 15 of fabricated ferrite inductor and DC resistance (DCR) of 8.3 mΩ, were used for efficiency analysis of the converter. High current around 40 A was achieved by the converter at low load values. Low output voltage in the range of 0.8-1.2 V was achieved. The simulated results for the single- and two- phase converter were compared for maximum efficiency and lowest ripple in output voltage and current. The maximum efficiency of 97 % with load of 0.33 Ω and the lowest ripple current of about 2.3 mA were estimated for the two-phase converter at 10 MHz. In summary, the two- phase converter showed higher efficiency and lower ripple voltage and current than those of the single-phase converter. In addition, the efficiency of single- and two-phase converters based on ferrite inductor was compared to single- and two-phase converters based on air-core inductor.
    [Show full text]
  • Parasitic Oscillation and Ringing of Power Mosfets Application Note
    Parasitic Oscillation and Ringing of Power MOSFETs Application Note Parasitic Oscillation and Ringing of Power MOSFETs Description This document describes the causes of and solutions for parasitic oscillation and ringing of power MOSFETs. © 2017 - 2018 1 2018-07-26 Toshiba Electronic Devices & Storage Corporation Parasitic Oscillation and Ringing of Power MOSFETs Application Note Table of Contents Description ............................................................................................................................................ 1 Table of Contents ................................................................................................................................. 2 1. Parasitic oscillation and ringing of a standalone MOSFET .......................................................... 3 2. Forming of an oscillation network ....................................................................................................... 3 2.1. Oscillation phenomenon ..................................................................................................................... 3 2.1.1. Feedback circuit (positive and negative feedback) ......................................................................... 4 2.1.2. Conditions for oscillation ...................................................................................................................... 5 2.2. MOSFET oscillation .............................................................................................................................. 5 2.2.1.
    [Show full text]
  • The MOS Tetrode Transistor Is Studied in This Project
    AN ABSTRACT OF THE THESIS OF Thawee Limvorapun for the Master of Science (Name) (Degree) in Electrical and Electronics Engineering (Major) 4; -- 7 -- presented on . (Date) Title: THE MOS TETROD.° mr""TcTcm"" Redacted for Privacy Abstract approved: James C. Lodriey The MOS tetrode transistor is studied in this project. This device is ideally suited for high frequency and switching application. In effect it is the solid state analogy of a multigrid vacuum tube performing a very useful multigrid function. A new structure is developed for p-channel 10 ohm-cm. silicon substrate of (111) crystal orientation. This structure consists of an aluminum con- trol gate G1 buried in the pyrolytic SiO2, or E-gun evapo- ration SiO with thermal oxide for the control gate in- 2' sulator. An offset gate G2 produces another channel L2 and causes a longer pinchoff region in the device. The drain breakdown can be maximized so as to approach bulk breakdown as the result of the redistribution of the surfacefield. is very low, ap- The Miller feedback capacitance CGl-D proaching values similar to those of the vacuum pentodes. This paper describes the design, artwork, pyrolytic SiO and E-gun evaporation SiO process. The V-I 2 2 characteristics, dynamic drain resistance, capacitance, small signal equivalent circuit and large signal limitation, and drain breakdown voltage are also discussed. THE MOS TETRODE TRANSISTOR by Thawee Limvorapun A THESIS submitted to Oregon State University in partial fulfillment of the requirements for the degree of Master of Science June 1973 APPROVED: Redacted for Privacy Associa e rofessor of Electrical andEleC-E-Anics Engineering in charge of major Redacted for Privacy Head of Department of Electrical and Electronics Engineering Redacted for Privacy Dean of Graduate School Date thesis is presented 6- 7- 7 2 Typed by Erma McClanathan for Thawee Limvorapun ACKNOWLEDGMENTS I wish to express my sincere appreciation to my advisor, Professor James C.
    [Show full text]
  • Design, Fabrication, and Characterization of Three‑Dimensional Embedded Capacitor in Through‑Silicon Via
    This document is downloaded from DR‑NTU (https://dr.ntu.edu.sg) Nanyang Technological University, Singapore. Design, fabrication, and characterization of three‑dimensional embedded capacitor in through‑silicon via Lin, Ye 2019 Lin, Y. (2019). Design, fabrication, and characterization of three‑dimensional embedded capacitor in through‑silicon via. Doctoral thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/102666 https://doi.org/10.32657/10220/48586 Downloaded on 28 Sep 2021 02:52:36 SGT ( O n th e S p ine) DESIGN, FA BRICATION, AND CHARACTERIZATION OF 3 DESIGN, FABRICATION, AND CHARACTERIZATION OF THREE-DIMENSIONAL EMBEDDED CAPACITOR IN THROUGH-SILICON VIA - D EMBEDDED CAPACITOR IN TSV LIN YE LIN YE SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING 2019 2019 DESIGN, FABRICATION, AND CHARACTERIZATION OF THREE-DIMENSIONAL EMBEDDED CAPACITOR IN THROUGH-SILICON VIA LIN YE (B. Eng., Nanyang Technological University) SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING A thesis submitted to the Nanyang Technological University in partial fulfillment of the requirement for the degree of Doctor of Philosophy 2019 Statement of Originality I hereby certify that the work embodied in this thesis is the result of original research, is free of plagiarised materials, and has not been submitted for a higher degree to any other University or Institution. 28 May 2019 Date Lin Ye Supervisor Declaration Statement I have reviewed the content and presentation style of this thesis and declare it is free of plagiarism and of sufficient grammatical clarity to be examined. To the best of my knowledge, the research and writing are those of the candidate except as acknowledged in the Author Attribution Statement.
    [Show full text]
  • High Frequency Passive Components
    EECS 142 Laboratory #1 High Frequency Passive Components Prof. A. M. Niknejad and Dr. Joel Dunsmore University of California Berkeley, CA 94720 February 11, 2013 1 1 Introduction Passive components play an important role in RF and microwave circuits. For instance, inductors are commonly employed to tune out the capacitance of transistors by forming resonant circuits. Inductors and capacitors together are used to build filters and impedance matching circuits. In communication circuits, filtering and matching are important functions for attenuating unwanted signals while maximizing the gain of desired frequencies. Unfortu- nately, there are no ideal inductors, capacitors, or resistors, and the unwanted characteristics of these components are called parasitics. In this laboratory, you will learn about the high frequency parasitics associated with passive components. These parasitics add loss and limit the upper frequency range over which the components function properly. 2 PCB Manufacturing All circuits will be fabricated using a simple two-layer printed circuit board (PCB). The PCB consists of a low-cost dielectric material, usually FR4 (r = 4:4), with a thickness of 62 mils1, and two layers of Cu metal layer. The copper layers are plated with solder, which doesn't oxidize and which melts at low temperature. The metal layers have a thickness of 34 µm. Normally you would pattern the metal layers to produce your circuit but in the interest of time, the boards have been prefabricated to take on a standard form. The backside of the board is a solid ground plane. Connections to ground must travel through a plated-through \via" to reach the backside.
    [Show full text]