HI-8020 Rev. G

HI-8020, HI-8120 CMOS High Voltage November 2007 Display Driver

GENERAL DESCRIPTION PIN CONFIGURATION (Top View)

The HI-8020 & HI-8120 high voltage display drivers are functional replacements for the AMI S5420 and Micrel MIC8013/8014 series. These CMOS prod-

S26 S25 S24 S23 S22 S21 S20 DOUT 32 BP S19 ucts are designed to drive liquid crystal displays by S18

converting 5 volt serial data to parallel segment and 6 5 4 3 2 1 44 43 42 41 40 backplane waveforms with amplitudes up to 30 volts. S27 7 39 S17 The HI-8020 & HI-8120 differ from the HI-8010 by S28 8 38 S16 only the shift register clock and chip select gating S29 9 HI-8020J-85 37 S15 S30 10 36 VEE logic. The HI-8020 has TTL logic inputs whereas the & S31 11 HI-8120J-85 35 S14 HI-8120 has CMOS logic inputs. S32 12 34 S13 N/C 13 33 S12 44 - PIN VSS 14 32 S11 Both devices can drive up to 38 segments and have 3 PLASTIC CS 15 31 S10 possible shift register data taps to provide options to PLCC CL 16 30 S9 cascade devices for larger displays. Data is clocked LD 17 29 S8 into a 38 stage shift register and parallel latched 18 19 20 21 22 23 24 25 26 27 28 before the output translators by a Load input.

S1 S2 S3 S4 S5 S6 S7

DIN

The HI-8020 & HI-8120 are available in ceramic LCDØ leadless chip carriers and plastic PLCC packages.

LCDØOPT FEATURES (See page 4 for additional package pin configurations) ! 5 volt input translated to 30 volts or less ! Pin-out adaptable to drive 30, 32 or 38 LCD segments ! RC oscillator or high voltage (BP) clock input FUNCTIONAL BLOCK DIAGRAM ! TTL compatible inputs (HI-8020 only) ! CMOS compatible inputs (HI-8120 only) Þ DATA IN ! DIN Þ DOUT 38 Low power consumption CL Þ 38 Stage Shift Register Þ DOUT 32 ! Industrial (-40°C to +85°C) & Military (-55°C CLK Þ DOUT 30 to +125°C) temperature ranges CS Þ ! Pin for pin compatible with the Micrel LE MIC8010/8011 series and the AMI S4520 38 Bit Latch series drivers LD Þ ! Cascadable LCDØ Þ Oscillator Divider Voltage LCDØ OPT Þ ! Military level processing available Translators Voltage Translator High Voltage APPLICATIONS Drivers

! Dichroic Liquid Crystal Displays High Voltage Buffer ! Standard Liquid Crystal Displays ! Vacuum Fluorescent Displays Þ BP SEGMENTS ! MEMS Drivers

HOLT INTEGRATED CIRCUITS (DS8020 Rev. G) www.holtic.com 11/07 HI-8020/HI-8120 Series

FUNCTIONAL DESCRIPTION

Whenever a Logic "0" is applied to the Chip Select (CS ) on the rising edge of the Clock (CL ). Clock ( CL ), Load (LD) input, one bit of data is clocked into the shift register from the and Chip Select (CS ) should be tied in common with each serial data input (DIN) with each negative transition of the other, respectively, between all cascaded display drivers. Clock (CL ) input. A Logic "1" present at the Load (LD) input will cause a parallel transfer of data from the shift register to the data latch. If the Load (LD) input is held high while data is clocked into the shift register, the latch will be transparent. INTERNAL OSCILLATOR CIRCUIT All four logic inputs are TTL compatible on the HI-8020 and CMOS compatible on the HI-8120.

To display segments, a Logic "1" is stored in the appropriate shift register bit position, and the segment output is out-of- phase with the backplane.

The backplane output functions in 1 of 2 modes; externally R C driven or self-oscillating. When the LCDØ input is externally driven with the LCDØOPT input open circuit (Figure 2), the ÷ 256 backplane output will be in-phase with LCDØ. Utilizing the self-oscillating mode, inputs LCDØ and LCDØOPT are tied together and connected to an RC circuit (Figure 3). Q A 150KW resistor with a 470pF capacitor generates an approximate backplane frequency of 100Hz. The LCDØ/LCDØOPT oscillator frequency is divided by 256 to LCDØ determine the backplane output frequency. The resistor value (R) must be at least 30KW for proper self-oscillator LCDØ operation. OPT

For displays having a number of segments greater than 38, TO BACKPLANE two or more of the display drivers may be cascaded together TRANSLATOR by connecting the serial data output (DOUT) from the first AND DRIVER driver, to the serial data input (DIN) of the following driver, etc.(See Figures 2 & 3). Data out (DOUT) will change state Figure 1.

TIMING DIAGRAM

CL INPUT

tCL

DIN VALID VALID INPUT

tDS

tDH CS INPUT t CSS tLCS

tCSH tCSL

LD INPUT tLS tLW tCDO

DOUT VALID VALID VALID OUTPUT

HOLT INTEGRATED CIRCUITS 2 HI-8020/HI-8120 Series

ABSOLUTE MAXIMUM RATINGS Voltages referenced to VSS = 0V Supply Voltage VDD...... 0V to 7V Power Dissipation...... 300 mW VEE...... VDD-35V to 0V Operating Temperature Range - Industrial...... -40° to +85°C Voltage at any input, except LCDØ..-0.3 to VDD+0.3V Operating Temperature Range - Hi-Temp/Mil..-55° to +125°C Voltage at LCDØ input...... VDD-35 to VDD+0.3V DC Current any input pin...... 10 mA Storage Temperature Range...... -65° to +150°C NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. DC ELECTRICAL CHARACTERISTICS

VDD = 5V, VEE = -25V, VSS = 0V, TA = Operating Temperature Range (unless otherwise specified). PARAMETER SYMBOL CONDITION MIN TYP MAX UNITS Operating Voltage VDD 3.0 7.0 V

Supply Current (Static, No Load) @+85°C,fBP =0Hz 225 µA IDD @ +125°C,fBP =0Hz 300 µA

IEE @ +125°C, fBP =100Hz 150 µA

Input Low Voltage, HI-8020 (except LCDØ) VILTTL 0 0.8 V

Input High Voltage, HI-8020 (except LCDØ) VIHTTL 2 VDD V

Input Low Voltage, HI-8120 (except LCDØ ) VILCMOS 0 0.3 VDD V

Input High Voltage, HI-8120 (except LCDØ) VIHCMOS 0.7 VDD VDD V Input Low Voltage (LCDØ) VILX VEE 3 V Input High Voltage (LCDØ) VIHX 3.5 VDD V Input Current IIN VIN=0to5V 1 µA Input Capacitance (not tested) CI 5 pF Segment Output Impedance RSEG IL = 10µA 10 15 KW Backplane Output Impedance RBP IL = 10µA 450 600 W Data Out Current: IDOH Source Current, VOH = 4.5V -0.6 mA IDOL Sink Current, VOL = 0.5V 0.6 mA AC ELECTRICAL CHARACTERISTICS

VDD = 5V, VEE = -25V, VSS = 0V, TA = Operating Temperature Range (unless otherwise specified). PARAMETER SYMBOL VDD MIN TYP MAX UNITS

Clock Period tCL 5V 1200 ns Clock Pulse Width tCW 5V 520 ns Data In - Setup tDS 5V 50 ns Data In - Hold tDH 5V 400 ns Chip Select - Setup to Clock tCSS 5V 200 ns Chip Select - Hold to Clock tCSH 5V 450 ns Load - Setup to Clock tLS 5V 500 ns Chip Select - Setup to Load tCSL 5V 300 ns Load Pulse Width tLW 5V 500 ns Chip Select - Hold to Load tLCS 5V 300 ns Data Out Valid, from Clock tCDO 5V 800 ns

HOLT INTEGRATED CIRCUITS 3 HI-8020/HI-8120 Series

CASCADING - EXT. OSCILLATOR CASCADING - RC OSCILLATOR LD LD CL CL CS CS CS CL LD CS CL LD CS CL LD CS CL LD CS CL LD CS CL LD DIN DOUT DIN DOUT DIN DOUT DIN DOUT DIN DOUT DIN DOUT W HI-8020J-85 HI-8020J-85 HI-8020J-85 150K HI-8120J-85 HI-8120J-85 HI-8120J-85 LCDØ BP LCDØ BP LCDØ BP LCDØ BP LCDØ BP LCDØ BP LCDØ OPT LCDØ OPT LCDØ OPT 470pf

SEGMENTS SEGMENTS BACK SEGMENTS SEGMENTS SEGMENTS BACK SEGMENTS 1-33 33-64 PLANE 65-96 1-32 33-64 PLANE 65-96 Figure 2 Figure 3

PIN DESCRIPTIONS

SYMBOL FUNCTION DESCRIPTION

VSS POWER 0 Volts CS INPUT Logic input Chip select CL INPUT Logic input Clocks shift register on negative edge and DOUT pins on positive edge LD INPUT Logic input Segment outputs equal shift register data if Load is high DIN INPUT Logic input Shift register data input LCD0 INPUT Analog input Display clock input and is always bonded out. Can swing from VEE to VDD LCD0OPT OUTPUT Analog output Bonded out only if an RC oscillator is required VDD POWER 5 Volts VEE POWER 0 Volts to -30 Volts DOUT OUTPUT Logic output Selected pinout can provide shift register taps at positions 30, 32, 34, or 38 BP OUTPUT Display drive output Low resistance drive for the backplane and swings from VDD to VEE Segments OUTPUT Display drive output High resistance drive for each segment and swings from VDD to VEE

ADDITIONAL HI-8020/HI-8120 PIN CONFIGURATIONS (See page 1 for the 44-Pin Plastic PLCC)

S26 S25 S24 S23 S22 S21 S20 DOUT 38 BP S19 S18 S17

6 5 4 3 2 1 48 47 46 45 44 43 6 5 4 3 2 1 48 47 46 45 44 43 S27 7 42 S16 S27 7 42 S16 S28 8 HI-8020CLI-61 41 S15 S28 8 HI-8020CLI-63 41 S15 S29 9 HI-8120CLI-61 40 VEE S29 9 HI-8120CLI-63 40 VEE S30 10 HI-8020CLM-62 39 S14 S30 10 HI-8020CLM-64 39 S14 S31 11 38 S13 S31 11 38 S13 S32 12 & 37 S12 S32 12 & 37 S12 S33 13 HI-8120CLM-62 36 S11 S33 13 HI-8120CLM-64 36 S11 S34 14 35 S10 S34 14 35 S10 S35 15 48 - PIN 34 S9 S35 15 48 - PIN 34 S9 S36 16 CERAMIC 33 S8 S36 16 CERAMIC 33 S8 VSS 17 LCC 32 S7 VSS 17 LCC 32 S7 CS 18 31 CS 18 31 19 20 21 22 23 24 25 26 27 28 29 30 S6 19 20 21 22 23 24 25 26 27 28 29 30 S6

S1 S2 S1 S3 S2 S4 S3 S5 S4 S5

CL LD CL LD

DIN DIN

S37 S38 S37 S38

LCDØ / LCDØ LCDØOPT

HOLT INTEGRATED CIRCUITS 4 HI-8020/HI-8120 Series

ORDERING INFORMATION

HI - 8XXX J X - 85 (44-pin Plastic J-Lead PLCC) (44J)

PART LEAD NUMBER FINISH

Blank Tin / Lead (Sn / Pb) Solder F 100% Matte Tin (Pb-free, RoHS compliant)

PART INPUT NUMBER OF MASTER/ TEMPERATURE FLOW BURN NUMBER LOGIC SEGMENTS SLAVE RANGE IN 8020 TTL 32 BOTH -40°C TO +85°CI NO 8120 CMOS 32 BOTH -40°C TO +85°C I NO

HI - 8XXX XXX-XX (48-pin Ceramic Leadless Chip Carrier) (48S)

PART MASTER/ TEMPERATURE FLOW BURN LEAD NUMBER SLAVE RANGE IN FINISH

CLI - 61 MASTER -40°C TO +85°C I NO Gold (Pb-free, RoHS compliant) CLM - 62 MASTER -55°C TO +125°C M YES Tin / Lead (Sn / Pb) Solder CLI - 63 SLAVE -40°C TO +85°C I NO Gold (Pb-free, RoHS compliant) CLM - 64 SLAVE -55°C TO +125°C M YES Tin / Lead (Sn / Pb) Solder

PART INPUT NUMBER OF NUMBER LOGIC SEGMENTS 8020 TTL 38 8120 CMOS 38

HOLT INTEGRATED CIRCUITS 5 HI-8020/HI-8120 Series

SEMI-CUSTOM PACKAGING

The above part numbers represent the standard configurations of the HI-8020 & HI-8120 products. They can also be provided with a varied number of output segments (30, 32 and 38), with either industrial or military screening and in a wide variety of packages. Listed below are currently available packages. Please contact the Holt Sales Department for your specific requirements.

PACKAGE # DESCRIPTION LEADS

PLASTIC DUAL-IN-LINE (PDIP) 40

PLASTIC QUAD FLAT PACK (PQFP) 52

PLASTIC J-LEAD CHIP CARRIER (PLCC) 44

CERAMIC DUAL-IN-LINE (CDIP) 40

CERAMIC LEADLESS CHIP CARRIER (LCC) 40

CERAMIC J-LEAD CHIP CARRIER 44

CERAMIC LEADED CHIP CARRIER 40

HOLT INTEGRATED CIRCUITS 6 HI-8020/HI-8120 PACKAGE DIMENSIONS

44-PIN PLASTIC PLCC inches (millimeters) Package Type: 44J PIN NO. 1 PIN NO. 1 IDENT .045 x 45° .045 x 45°

.050 (1.27) BSC

.690 ±.005 ± .653 .004 .031±.005 (17.526 ±.127) ± (16.586 .102) (.787 ±.127) SQ. SQ.

.017 ±.004 (.432 ±.102)

See Detail A

.010 ± .001 .173 ±.008 (.254 ± .03) (4.394 ±.203) .020 (.508) min

.610 ±.020 (15.494±.508) DETAIL A BSC = “Basic Spacing between Centers” ± R .035 .010 is theoretical true position dimension and (.889 ±.254) has no tolerance. (JEDEC Standard 95)

48-PIN CERAMIC LEADLESS CHIP CARRIER inches (millimeters) Package Type: 48S

± PIN 1 IDENT. .090 .040 .007 max ± (2.286) (1.016 .178) PIN 1 IDENT.

.020 typ (.508) .563 ±.009 (14.300 ±.228) SQ.

.020 typ .040 (.508) BSC BSC = “Basic Spacing between Centers” (1.016) is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

HOLT INTEGRATED CIRCUITS 7