DOCSLIB.ORG

PDF Package Information

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

This version: Apr. 2001 Previous version: Jun. 1997 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS This document is Chapter 1 of the package information document consisting of 8 chapters in total. PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS 1. PACKAGE CLASSIFICATIONS 1.1 Packaging Trends In recent years, marked advances have been made in the electronics field. One such advance has been the progression from vacuum tubes to transistors and finally, to ICs. ICs themselves have been more highly integrated into LSIs, VLSIs, and now, ULSIs. With increased functions and pin counts, IC packages have had to change significantly in the last few years in order to keep-up with the advancement in semiconductor development. Functions required for conventional IC packages are as follows: 1) To protect IC chips from the external environment 2) To facilitate the packaging and handling of IC chips 3) To dissipate heat generated by IC chips 4) To protect the electrical characteristics of the IC Standard dual-in-line packages (DIP), which fulfill these basic requirements, have enjoyed wide usage in the electronics industry for a number of years. With increasing integration and higher speed ICs, and with the miniaturization of electronic equipment, newer packages have been requested by the industry which incorporate the functions listed below: 1) Multi-pin I/O 2) Ultra-miniature packages 3) Packages suited to high density ICs 4) Improved heat resistance for use with reflow soldering techniques 5) High throughput speed 6) Improved heat dissipation 7) Lower cost per pin In response to these requests, OKI has developed a diversified family of packages to meet the myriad requirements of today’s burgeoning electronics industry. 1 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS Smaller size SURFACE MOUNTING TYPE DIP SOP SOJ SSOP TSOP QFJ ZIP TQFP/LQFP QFP SKINNY DIP Higher Pin Count TCP SHRINK-DIP PGA BGA/LGA CSP Figure 1.1.1 Packaging Trend 2 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS 100 Through-hole mounting type package (DIP, ZIP, SIP, PGA, etc.) 80 60 Surface mounting type package (SOP, QFP, SOJ, QFJ, BGA) 40 Usage rate (%) 20 Tape carrier (TCP) COB, TCP, etc. 1995 2000 2005 Figure 1.1.2 IC Package Demand Trend Forecast 3 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS 1.2 Packaging Classification [Classification by the mounting method] 1) Through-hole mount packages Through-hole packages have a structure in which the lead pins are inserted and soldered into holes (0.8 to 1.0 mm in diameter) drilled through the printed circuit (PC) board, and find wide applications in electronic equipment where board space is not at a premium or where costs are a constraint. DIPs, and PGAs are typical packages in this group. ZIPs, skinny DIPs, and shrink DIPs are high-pin- density IC packages which can be used in these applications. 2) Surface mount packages Surface mount packages have a flat structure in which the lead pins are soldered directly to the soldered pattern (called the mount pad) provided on the PC board, and are used in high-pin-density IC package situations because devices can be mounted on both sides of the PC board. QFPs and QFJs (PLCC) are typical packages in this group. 3) Custom packages Memory modules are packages which have several memory ICs mounted on a PC board, Tape carrier packages (TCP) using Tape Automated Bonding (TAB) techniques, Chip On Board (COB) packages, or IC card packages. TCP and COB packages are custom designs conforming to the customer’s specifications. [Classification by package materials] Packages are broadly classified into ceramic and plastic packages. Package materials can be selected according to their application or operating environment. Ceramic packages are known for their high reliability, but plastic packages are becoming more popular due to their low cost (when compared to ceramic packages). Reliability has improved considerably in the last few years making plastic a very attractive alternative to ceramic. 4 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS IC packages are classified as indicated below according to shape, material, and mounting methods. QFP Quad Lead Rows TQFP/LQFP Flat SOP Dual Lead Rows SSOP TSOP Surface Mounting Type Dual Lead Rows SOJ Chip Carrier Quad Lead Rows QFJ (PLCC) Matrix BGA/FBGA Plastic FLGA W-CSP Standard DIP Dual Lead Rows Skinny DIP Through- Miniature hole Mounting Shrink DIP Type Single Lead ZIP Rows Surface Package Mounting Flat Quad Lead Rows QFP Type Ceramic Type & CER-DIP Through- Matrix PGA hole Mounting Dual Lead Standard DIP Type Rows TCP (TAB) COB COT SIMM Custom Memory Socket Type Module Type DIMM Figure 1.2.1 Package Classification 5 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS 1.3 Package Type and Characteristics 1) Through-hole mounting type package Package Symbol Type Package Types Pin Count Old New 8, 14, 16, 18, 20, 22, Standard RS RA 24, 28, 32, 36, 40, 42, 48 DlP Skinny RS RC 20, 22 Plastic Shrink SS RB 30, 42, 64 Through-hole Mounting Type Mounting Through-hole ZIP ZS RD 20, 24, 28, 40 6 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS Package Name Characteristics Standard DIP packages are most widely used. The lead pitch is 2.54 mm Dual In-line Package (100 mil), and the spacing between terminal rows is 300, 400, or 600 mil. Skinny DIP packages are standard DIPs with spacing between terminal Skinny Dual In-line Package rows of 7.62 mm (300 mil) and with 20 or more pins. Shrink DIP packages are standard DIPs with a lead pitch reduced to 1.778 Shrink Dual In-line Package mm (70 mil). They are smaller in external size than standard DIPs and suited to compact electronic equipment using high-pin-density IC packages. ZIP packages are featured by the leads which are drawn out from each package body into a single row to allow vertical mounting with a lead pitch of Zigzag In-line Package 1.27 mm (50 mil). The leads of each package are Zigzag folded, within the package surface thickness, into two rows. The Zigzag folding increases the lead pitch in each row to 2.54 mm (100 mil). 7 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS Package Symbol Type Package Types Pin Count Old New 14, 16, 18, 20, 22, 24, Standard DIP AS AA 28, 40, 42, 48 8, 14, 16, 18, 22, 24, CER-DIP AS AB 28, 32, 40, 42 Ceramic 73*2, 88, 133*2, 177*2, 2 2 2 Through-hole Mounting Type Mounting Through-hole PGA AS BA 209* , 257* , 301* , *1 240, 365*2, 400 *1 Under development *2 The PGA pin count includes a pin for preventing incorrect insertion. 8 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS Package Name Characteristics DIP packages are hermetic ceramic package. The lead pitch is 2.54 mm Dual In-line Package (100 mil) and the package body is made of ceramics. Metal or glass may be used as a sealing material. Dual In-line packages are called “CER-DIP” package. Dual In-line Package The lead pitch is 2.54 mm (100 mil), and the package body is molded with (Glass Sealed) powder ceramics. The sealing material is glass. PGA packages are featured by the leads which are drawn out vertically from each package body and arranged on the specified grid. The package body Pin Grid Array is made of ceramics, and the standard lead pitch is 2.54 mm (100 mil). PGA packages are suited to multipin packaging. 9 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS 2) Surface mounting type package Package Symbol Type Package Types Pin Count Old New MS MA 8, 16 SOP GS MA 24, 28, 32, 40, 44 MS MB 20 SSOP GS MB 30, 32, 60, 64, 70 GS-B MB 60 TSOP(1) 32, 40*1 TS TA 26/20, 26/24, 28/24, 28, 32, TSOP(2) 44/40, 44, 48, 50/44, 50, 54, 66*1, 70/64, 70, 86*1 44, 56, 64, 80, 100, 128, GS GA 160, 208, 240, 272, 304 QFP GS-2 GA 44, 56 GS-B GA 64, 80, 100 High Heat GS-C GA 208 Dissipation QFP*2 Plastic TQFP TS TB 44, 48, 64, 80, 100, 120 Surface Mounting Type Mounting Surface LQFP GS TC 144, 176, 208 26/20, 26/24, 28/24, 28, SOJ JS (SJ) JA 32, 36, 40, 42, 50 QFJ 18, 20, 22, 28, 32, 44, 68, JS JB (PLCC) 84 48, 84, 104, 144, 176, 224, BGA/FBGA LS LA 256, 352, 420, 560 FLGA ― LB 49, 56, 84 Wafer Level ― HA, HB Custom design CSP (W-CSP) *1 Under development *2 Built-in Heat Spreader 10 PACKAGE INFORMATION 1. PACKAGE CLASSIFICATIONS Package Name Characteristics SOP packages are characterized by gull-wing type leads which are drawn Small Out-line out from each package body in two directions, and can be mounted flat. L-Leaded Package The standard lead pitch is 1.27 mm (50 mil). Shrink Small Out-line SOP packages with a lead pitch of less than 1.27 mm (50 mil) are called L-Leaded Package SSOP. TSOP packages are ultra thin SOPs with a package L-Leaded mounting Thin Small Out-line height of less than 1.27 mm, and are suited to ultra-thin electronic L-Leaded Package equipment such as smart cards. QFP packages are characterized by gull-wing type leads which are drawn out from each package body in four directions, and can be mounted flat. Quad Flat L-Leaded Package There are various QFPs available because the lead pitch is variable and the dimensions of the package body fixed. Quad Flat L-Leaded QFP packages with a heat sink. (for high power device) Package with Heat Sink Quad Flat L-Leaded QFP packages with built-in heat spreader.
Recommended publications
  • FC-PBGA, Flip Chip Plastic Ball Grid Array

    FC-PBGA, Flip Chip Plastic Ball Grid Array

    TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc. Table of Contents Slide 1. FC-PBGA Package Configurations 3 2. Printed Circuit Board Design for FC-PBGA 11 3. Surface Mount Assembly 16 4. Component Level Qualification 29 5. Board-Level Reliability 31 6. Thermal Performance 38 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a TM 2 Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc. TM FC-PBGA Package Configurations Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc.
  • Manufacturing and Reliability Challenges with QFN

    Manufacturing and Reliability Challenges with QFN

    Manufacturing and Reliability Challenges With QFN Dr. Craig Hillman and Cheryl Tulkoff DfR Solutions SMTA DC Chapter Ashburn, VA February 25, 2009 QFN as a ‘Next Generation’ Technology What is ‘Next Generation’ Technology? Materials or designs currently being used, but not widely adopted (especially among hi-rel manufacturers) Carbon nanotubes are not ‘Next Generation’ Not used in electronic applications Ball grid array is not ‘Next Generation’ Widely adopted © 2004 - 2007 2 Introduction (cont.) Why is knowing about ‘Next Generation’ Technologies important? These are the technologies that you or your supply chain will use to improve your product Cheaper, Faster, Stronger, ‘Environmentally-Friendly’, etc. And sooner then you think! © 2004 - 2007 3 Reliability and Next Gen Technologies One of the most common drivers for failure is inappropriate adoption of new technologies The path from consumer (high volume, short lifetime) to high rel is not always clear Obtaining relevant information can be difficult Information is often segmented Focus on opportunity, not risks Can be especially true for component packaging BGA, flip chip, QFN © 2004 - 2007 4 Component Packaging Most of us have little influence over component packaging Most devices offer only one or two packaging styles Why should you care? Poor understanding of component qualification procedures Who tests what and why? © 2004 - 2007 5 Component Testing Reliability testing performed by component manufacturers is driven by JEDEC JESD22 series (A & B) Focus is
  • Land Grid Array (LGA) Package Rework

    Land Grid Array (LGA) Package Rework

    Freescale Semiconductor Document Number: AN3241 Application Note Rev. 1.0, 10/2009 Land Grid Array (LGA) Package Rework 1 Introduction Contents 1 Introduction . 1 This application note describes rework considerations 2 What is LGA? . 3 for the Land Grid Array (LGA) style package. 3 LGA Rework . 5 4 Package Removal . 6 Freescale has introduced radio frequency (RF) modules 5 LGA Reliability . 14 such as the MC1320x and MC1321x in LGA packages as 6 References . 14 an alternative package to ball grid array (BGA). The LGA packages reduce the amounts of lead in finished products and are Reduction of Hazardous Substances (RoHS) compliant, optimized for improved radio-frequency (RF) performance for wireless applications, and/or reduce the overall height of the package by eliminating the stand-off height associated with BGA balls. For assistance with any questions about the information contained in this note or for more details about the MC1320x and MC1321x devices, visit www.freescale.com/802154. or contact the appropriate product applications team. © Freescale Semiconductor, Inc., 2009. All rights reserved. Introduction 1.1 Acronyms and Abbreviations BGA Ball Grid Array BT Bismaleimide Triazine CBGA Ceramic Ball Grid Array CTE Coefficient of Thermal Expansion EU European Union ESD Electrostatic Discharge HCTE High Coefficient of Thermal Expansion HDI High Density Interconnect LGA Land Grid Array LTCC Low Temperature Co-fired Ceramic MSLn Moisture Sensitivity Level n NSMD Non-Solder Mask Defined OSP Organic Solderability Protectant PCB Printed Circuit Board RF Radio Frequency RoHS Reduction of Hazardous Substances SMD Solder Mask Defined SMT Surface Mount Technology Land Grid Array (LGA) Package Rework Application Note, Rev.
  • Recommendations for Board Assembly of Infineon Ball Grid Array Packages

    Recommendations for Board Assembly of Infineon Ball Grid Array Packages

    Recommendations for Board Assembly of Infineon Ball Grid Array Packages Additional Information Please read the Important Notice and Warnings at the end of this document Revision 4.0 www.infineon.com page 1 of 18 2020-11-09 Recommendations for Board Assembly of Infineon Ball Grid Array Packages Table of Contents Table of Contents Table of Contents ........................................................................................................................... 2 Acronyms and Abbreveations ........................................................................................................... 3 1 Package Description ............................................................................................................... 4 1.1 BGA Package Type ................................................................................................................................... 4 1.3 Package Features and General Handling Guidelines ............................................................................. 5 2 Printed Circuit Board .............................................................................................................. 7 2.1 Routing .................................................................................................................................................... 7 2.2 Pad Design ............................................................................................................................................... 7 3 PCB Assembly .......................................................................................................................
  • INTEGRATED CIRCUITS Introduction

    INTEGRATED CIRCUITS Introduction

    INTEGRATED CIRCUITS Introduction Integrated circuits (ICs) are a keystone of modern electronics. They are the heart and brains of most circuits. They are the ubiquitous little black “chips” you find on just about every circuit board. Unless you’re some kind of crazy, analog electronics wizard, you’re likely to have at least one IC in every electronics project you build, so it’s important to understand them, inside and out. Integrated circuits are the little black “chips”, found all over embedded electronics. An IC is a collection of electronic components – resistors, transistors, capacitors, etc. – all stuffed into a tiny chip, and connected together to achieve a common goal. They come in all sorts of flavors: single-circuit logic gates, op amps, 555 timers, voltage regulators, motor controllers, microcontrollers, microprocessors, FPGAs…the list just goes on-and-on IC Packages The package is what encapsulates the integrated circuit die and splays it out into a device we can more easily connect to. Each outer connection on the die is connected via a tiny piece of gold wire to a pad or pin on the package. Pins are the silver, extruding terminals on an IC, which go on to connect to other parts of a circuit. These are of utmost importance to us, because they’re what will go on to connect to the rest of the components and wires in a circuit. There are many different types of packages, each of which has unique dimensions, mounting-types, and/or pin- counts. Polarity Marking and Pin Numbering All ICs are polarized, and every pin is unique in terms of both location and function.
  • Package Outline Diagram Page Layout Used in This Data Book

    Package Outline Diagram Page Layout Used in This Data Book

    Package Outline Diagram Page Layout Used in This Data Book Header: Shows form and number of pins FINE PITCH BALL GRID ARRAY PACKAGE 176 PIN PLASTIC BGA-176P-M03 Package code 176-pin plastic FBGA Lead pitch 0.50 mm Package width × 8.00 × 8.00 mm package length Characteristics Lead shape Soldering ball Sealing method Plastic mold Mounting height 1.13 mm MAX BGA Illustration Weight 0.12g (BGA-176P-M03) PLASTIC Ta b : S h ow s fo r m 176-pin plastic FBGA (BGA-176P-M03) +0.20 8.00±0.10(.315±.004)SQ 0.93 Ð0.10 176-¯0.30±0.10 Mounting height 0.05(.002) M +.008 (176-¯.012±.004) .037 Ð.004 0.50(.020) TYP 15 Package outline 14 13 12 diagram 11 10 0.08(.003) 9 7.00(.276) 8 REF INDEX 7 6 5 4 3 2 1 DEFGHJKLMNPR ABC INDEX AREA 0.25±0.10 Stand off (.010±.004) Dimensions in mm (inches). C 2000 FUJITSU LIMITED B176003S-1c-1 1 Introduction to Packages 1.1 Overview...................................................................................................... 3 1.2 Package Lineup .......................................................................................... 4 1.3 Package Forms 1.3.1 Lead insertion types .......................................................................... 6 1.3.2 Surface mounted types...................................................................... 6 1.4 Package Structures 1.4.1 Structure diagrams ............................................................................ 8 1.4.2 Sample Assembly Process.............................................................. 11 1.4.3 Structural materials ......................................................................... 13 1.4.4 Lead-Free Packages........................................................................ 15 1.5 How Package Dimensions Are Indicated 1.5.1 SOP dimensions.............................................................................. 16 1.6 Package Codes 1.6.1 Fujitsu Code Labeling...................................................................... 18 1.7 Marking 1.7.1 Standard marking ...........................................................................
  • EE Concierge Style Guide PCB Layout and Component Creation

    EE Concierge Style Guide PCB Layout and Component Creation

    EE Concierge Style Guide PCB Layout and Component Creation For more information or component creation services visit EEConcierge.com Version 1.2 For more information or component creation services visit EEConcierge.com ​ Table of Contents Introduction Checklist: What a perfect part looks like Style Guide: Pins Number of Pins Pin Numbers Pin Names Pin Types Style Guide: Attributes Step by Step Walkthrough Style Guide: Symbols Step by Step Walkthrough Headers Pin Organization Style Guide: Footprints General Tips Component Origin Layers Top Component Top Package Outline Top Solder Mask Top Paste Mask Top Copper Top Courtyard Top Silkscreen Top Keepout Bottom Layers Mechanical Details, Rulers, Notes, Design Rules Hole Layer Hole Sizing Plated Through Holes TO-92 and Other Parts With Overlapping Holes/Pads Non Plated Through Holes (NPTH) Axial Components DIP Components Thermal Pads BGAs Additional Guidelines Common Mistakes Made Missing refdes (both symbol and footprint) For more information or component creation services visit EEConcierge.com ​ Holes not big enough (exact size of the hole) The datasheet is for a different part No part number on IC schematic No keepouts (this came up with antennas) Ground or power pins on the top or bottom of a symbol No pin one marker (footprint) Footprints not centered Missing mechanical details or holes on the wrong layers Wrong number of pins Bad pin names Missing overbars or # or n in the pin name Marking pin one improperly Specific Guidelines for Axial Components Specific Guidelines for Radial Components
  • Quad Flat No-Lead (QFN) Evauation Test

    Quad Flat No-Lead (QFN) Evauation Test

    National Aeronautics and Space Administration Quad Flat No-Lead (QFN) Evaluation Testing Reza Ghaffarian, Ph.D. Jet Propulsion Laboratory Pasadena, California Jet Propulsion Laboratory California Institute of Technology Pasadena, California 6/17 National Aeronautics and Space Administration Quad Flat No-Lead (QFN) Evaluation Testing NASA Electronic Parts and Packaging (NEPP) Program Office of Safety and Mission Success Reza Ghaffarian, Ph.D. Jet Propulsion Laboratory Pasadena, California NASA WBS: 724297.40.43 JPL Project Number: 104593 Task Number: 40.49.02.35 Jet Propulsion Laboratory 4800 Oak Grove Drive Pasadena, CA 91109 http://nepp.nasa.gov 6/17 This research was carried out at the Jet Propulsion Laboratory, California Institute of Technology, and was sponsored by the National Aeronautics and Space Administration Electronic Parts and Packaging (NEPP) Program. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not constitute or imply its endorsement by the United States Government or the Jet Propulsion Laboratory, California Institute of Technology. Copyright 2017. California Institute of Technology. Government sponsorship acknowledged. Acknowledgments The author would like to acknowledge many people from industry and the Jet Propulsion Laboratory (JPL) who were critical to the progress of this activity including the Rochester Institute of Technology (RIT). The author extends his appreciation to program managers of the National Aeronautics and Space
  • Parasitic Oscillation and Ringing of Power Mosfets Application Note

    Parasitic Oscillation and Ringing of Power Mosfets Application Note

    Parasitic Oscillation and Ringing of Power MOSFETs Application Note Parasitic Oscillation and Ringing of Power MOSFETs Description This document describes the causes of and solutions for parasitic oscillation and ringing of power MOSFETs. © 2017 - 2018 1 2018-07-26 Toshiba Electronic Devices & Storage Corporation Parasitic Oscillation and Ringing of Power MOSFETs Application Note Table of Contents Description ............................................................................................................................................ 1 Table of Contents ................................................................................................................................. 2 1. Parasitic oscillation and ringing of a standalone MOSFET .......................................................... 3 2. Forming of an oscillation network ....................................................................................................... 3 2.1. Oscillation phenomenon ..................................................................................................................... 3 2.1.1. Feedback circuit (positive and negative feedback) ......................................................................... 4 2.1.2. Conditions for oscillation ...................................................................................................................... 5 2.2. MOSFET oscillation .............................................................................................................................. 5 2.2.1.
  • Classification of Semiconductor Package

    Classification of Semiconductor Package

    www.connect.co.jp www.jccherry.com Technical Data Classification of semiconductor package SIP ZIP Single In-line Package Zigzag In-line Package A package having leads on a single side of the body. A package having Zig-zag formed leads on a single side of the body. DIP PGA Dual In-line Package Pin Grid Array A package having leads in parallel rows A package having pins on top or bottom on two opposite sides of the body for face in a matrix layout of at least three through-hole insertion. rows and three columns. SDIP Shrink DIP A package which reduced the lead pitch of DIP. SOP SON Small Outline Package Small Outline Non-leaded Package A package having gull-wing-shaped leads A package having single-inline terminal on two opposite sides of the body. pads along two opposite edges of the bottom face. The terminal pads may or may not be exposed on the package sides. TSOP Thin SOP SOJ A package height of SOP exceeds 1.0 mm, Small Outline J-leaded Package and 1.2 mm or less. A package having J-shaped leads on two opposite sides of the body. SSOP Shrink SOP A package which reduced the lead pitch of SOP. 50-01 www.connect.co.jp www.jccherry.com Classification of semiconductor package QFP LGA Quad Flat Package Land Grid Array A package having gull-wing-shaped leads A package having lands on top or bottom on four sides of the body. face in a matrix of at least three rows and three columns.
  • Building Your Prototype

    Building Your Prototype

    Building Your Prototype Prototype Construction Techniques Part Numbers Package Types Specification Sheets Schematic Diagrams Practical Advice T. Grotjohn, [email protected] Prototype Construction Techniques 1) Protoboard Use DIP components Keep your wires neat and color coded Prone to bad connections Maximum operating speed: ~ few MHz 2) Wire Wrap Often done using wire wrap sockets on a vector board Use DIP components Wire used is good for digital signals Be careful with high current lines because the wire is small. Typical wire: 30 gauge 0.34 Ω/m 28 gauge 0.21 Ω/m 3) Soldered Board Single solder points board Tied solder points board (Your mini project #1) PCB: printed circuit board PCB can be made for ECE 480 projects in the ECE Shop: See the shop’s web page. (Also see the next page) . Printed Circuit Board System General Information T-Tech Protyping Machine ECE 482 Student Project Design Department of Electrical and Computer Engineering, 1999 Michigan State University, East Lansing, Michigan, USA Part Numbers Typical Part Number: DM8095N Prefix: Indicates the manufacture of the part. See two pages in Attachment 1. Suffixes: Indicates temperature range: “military”, “industrial”, “commercial” Also the suffixes are used to indicate package types. The ECE shop deals most often with the following electronic part suppliers. Allied Electronics (www.alliedelec.com) Digi Key (www.digikey.com) Newark Electronics (www.newark.com) For other (non-electronic) supplies, suppliers often used are Grainger (www.grainger.com) McMaster Carr (www.mcmaster.com) Package Types DIP: Dual Inline Package Easiest to use. Works in protoboards, solder boards, wire wrapping, easiest to solder components to PCB This is your choice for ECE 480.
  • Packaging Product Specification

    Packaging Product Specification

    Packaging Product Specification PS007225-0607 Copyright ©2007 by ZiLOG, Inc. All rights reserved. www.zilog.com DO NOT USE IN LIFE SUPPORT Warning: LIFE SUPPORT POLICY ZiLOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZiLOG CORPORATION. As used herein Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Document Disclaimer ©2007 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering. Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of ZiLOG, Inc.