DOCSLIB.ORG

HP B3641 68000 Family Cross Assembler/Linker/ Librarian Notice

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
HP B3641 68000 Family Cross Assembler/Linker/ Librarian Notice User’s Guide HP B3641 68000 Family Cross Assembler/Linker/ Librarian Notice Hewlett-Packard makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material. Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard. © Copyright 1988, 1990, 1991, 1993, Hewlett-Packard Company. This document contains proprietary information, which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another language without the prior written consent of Hewlett-Packard Company. The information contained in this document is subject to change without notice. IBM is a registered trademark of International Business Machines Corporation. MS and MS-DOS are registered trademarks of Microsoft Corporation. Windows is a trademark of Microsoft Corporation. Microtec is a registered trademark of Microtec Research Inc. SunOS, SPARCsystem, OpenWindows, and SunView are trademarks of Sun Microsystems, Inc. UNIX is a registered trademark of UNIX System Laboratories Inc. in the U.S.A. and other countries. Hewlett-Packard Company P.O . Box 2197 1900 Garden of the Gods Road Colorado Springs, CO 80901-2197, U.S.A. RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the U.S. Government is subject to restrictions set forth in subparagraph (C) (1) (ii) of the Rights in Technical Data and Computer Software Clause in DFARS 252.227-7013. Hewlett-Packard Company, 3000 Hanover Street, Palo Alto, CA 94304 U.S.A. iii Rights for non-DOD U.S. Government Departments and Agencies are set forth in FAR 52.227-19(c)(1,2). About this edition Many product updates and fixes do not require manual changes, and manual corrections may be done without accompanying product changes. Therefore, do not expect a one-to-one correspondence between product updates and manual revisions. Edition dates and the corresponding HP manual part numbers are as follows: Edition 1 64870-90902, March 1987 E0387 Edition 2 64870-90902, August 1987 E0887 Edition 3 64870-90902, April 1988 E00488 Edition 1 64874-97000, June 1989 Edition 4 64870-97001, December 1989 Edition 2 64874-97002, September 1990 Edition 5 64870-97002, October 1990 Edition 6 64870-97004, October 1991 Edition 3 64874-97004, October 1991 Edition 1 B3641-97000, -97001, -92000, May 1993 Edition 2 B3641-97002, September 1993 Certification and Warranty Certification and warranty information can be found on the pages before the back cover. iv In this Book If you will be using the assembler with the cc68k compiler, you may not need to use this manual, because cc68k calls the assembler with the appropriate options. This book is divided into two parts: Quick Start This part contains: • installation instructions • a brief tutorial • printed copies of the on-line manual pages Reference This part contains detailed reference information about the software, including: • descriptions of listing formats • details about assembler, linker, and librarian operation • descriptions of assembler error messages This book does not discuss how to use assembly language. v Contents Part 1 Quick Start Guide 1 Getting Started Installing on an HP Workstation 2 Installing on a Sun Workstation 2 Installing on a PC (MS-DOS) 2 Installing on a PC (Windows) 3 Description of the Example Program 4 The "mov_mesg.s" Program Module 4 The "transfer.s" Program Module 7 The "delay.s" Program Module 8 Assembling the Program Module Source Files 9 Creating an Example Library File 15 Linking the Program Module Relocatable Object Files 17 Linking the Object Modules 18 2 Command Syntax File Extensions 25 as68k(1) 26 ld68k(1) 32 ar68k(1) 44 vi Part 2 Reference 3 Assembler Introduction as68k Features 52 Assembler Statements 53 Label Field 54 Operation Field 54 Operand Field 54 Comment Field 54 Statement Examples 55 Instruction Statement 55 Directive Statement 56 Macro Statement 56 Comment Statement 56 Return Codes 57 Assembler Syntax 57 Assembler Character Set 58 Symbols 59 Reserved Symbols 60 Location Counter Symbol (*) 61 Symbol Types 61 Constants 62 Integer Constants 62 Floating-Point Constants 63 Character Constants 64 Expressions 66 Assembler Listing Description 68 Assembler Listing 68 Cross Reference Table Format 70 vii 4 Instructions and Address Modes Instructions 73 Qualifiers 74 Scope Qualifiers 74 Floating Point Qualifiers 75 Mnemonics 75 Floating Point Mnemonics 80 Variants of Instruction Types 83 Instruction Operands 84 Registers 84 Address Modes 88 The 68000 Model 90 The 68020 Model 91 The 68332 Model 92 Explanations of Address Modes 93 68881 Floating-Point Coprocessor and Address Modes 98 68040 Floating-Point Unit and Address Modes 99 Assembler Syntax for Effective Address Fields 100 Rules of Assembler Syntax 100 Operand Syntax and Addressing Modes 102 How Code is Generated for Forward Defined Symbols 111 User Control of Address Modes 112 A2-A5 Relative Addressing 114 Address Register Indirect with Displacement Modes 114 Advantages of A2-A5 Relative Addressing 115 viii 5 Relocation Program Sections 125 Common vs. Noncommon Attributes 125 Short vs. Long Attributes 126 Section Alignment Attribute 126 Section Contents Attributes 127 Other Things to Know About Sections 129 How the Assembler Assigns Section Attributes 130 Linking 131 Relocatable vs. Absolute Symbols 132 Relocatable Expressions 133 Label Alignment 135 6 Assembler Directives Notation 141 ALIGN 142 CHIP 143 COMLINE 145 COMMON 146 DC 148 DCB 151 DS 153 ELSEC 155 END 156 ENDC 157 ENDR 158 EQU 159 FAIL 161 FEQU 162 FILE 164 FOPT 165 FORMAT, NOFORMAT 166 IDNT 167 IFEQ, IFNE, IFGT, IFGE, IFLT, IFLE 168 IFC, IFNC 169 ix IFDEF, IFNDEF 171 INCLUDE 172 [NO]INTFILE 173 IRP 174 IRPC 175 LIST 176 LLEN 177 MASK2 178 NAME 179 NOLIST 180 NOOBJ 181 NOPAGE 182 OFFSET 183 OPT 185 ORG 191 PAGE 193 PLEN 194 REG 195 REPT 196 RESTORE 197 SAVE 198 SECT, SECTION 199 SET 201 SPC 202 TTL 203 XCOM 204 XDEF 205 XREF 206 7 Macros Macro Heading 211 Macro Body 212 Macro Terminator 213 Macro Call 214 LOCAL - Define Local Symbol 217 MEXIT - Alternate Macro Exit 219 Macro Parameter Count 220 8 Structured Control Statements Structured Control Expressions 223 x FOR...ENDF Loop 225 IF ... THEN ... ELSE ... ENDI Conditional Execution 227 REPEAT ... UNTIL Loop 229 WHILE ... ENDW Loop 230 BREAK - Premature Loop Exit 231 NEXT - Proceed to Next Loop Iteration 232 Structured Directive Nesting 233 Structured Directive Listings 234 9 Linker/Loader Introduction Linker/Loader Features 237 Linker/Loader Operation 237 Program Sections 238 Absolute Section 238 Relocatable Section 238 Noncommon Section 239 Common Section 239 Short Section 239 Long Section 240 Section Alignment 240 Section Contents 240 xi HP Section Type 241 Memory Space Assignment 241 Incremental Linking 243 Relocation Types 243 Generating HP Format Absolute Files 244 Return Codes 245 Loader Listing Description 245 Loader Listings 245 10 Linker/Loader Commands Summary of Commands 250 Command Format 253 Processing Order 253 ; (Comment) 255 # (Continuation) 256 ABSOLUTE 257 ALIAS 259 ALIGN{MOD} 260 BASE 261 [UPPER]CASE, [LOWER]CASE 262 CHIP 264 COMMON 266 CPAGE 267 [NO]DEBUG_SYMBOLS 268 END 269 ERROR, WARN, NOERROR 270 EXIT 271 EXTERN 272 FORMAT 273 INCLUDE 274 INDEX 276 Purpose of the INDEX Command 277 INITDATA 278 [NO]INTFILE 281 xii LIST 282 LISTABS 285 LISTMAP 286 LOAD 287 LOAD_SYMBOLS 289 MERGE 290 NAME 292 NLIST 293 NOPAGE 295 ORDER/SORDER 296 PAGE 299 PUBLIC 300 RESADD/RESMEM 302 SECT 304 SECTSIZE 305 START 306 11 Librarian Introduction Librarian Features 309 Librarian Operation 310 Librarian Function -- Overview 310 Command Syntax 316 Use of Special Characters 316 Blanks 317 Command File Comments 317 Module Names 317 Return Codes 318 Library Listing Format 318 Sample Test Program Description 318 Example Librarian Listing 319 Description of Example 320 xiii Brief Format Example Library Listing 320 Brief Format Listing Description 320 12 Librarian Commands Command Summary 322 ADDLIB 323 ADDMOD 324 CLEAR 325 CREATE 326 DELETE 327 DIRECTORY 328 END, EXIT, QUIT 330 EXTRACT 331 FULLDIR, LIST 332 HELP 333 OPEN 335 REPLACE 336 SAVE 337 A Assembler Error Messages B Loader Error Messages C Librarian Error Messages D Error Message Formats Error Classes 366 Warnings 366 Errors 366 Fatal Errors 367 xiv Interactive and Non-Interactive Conditions 368 E Converting to HP B3641 Assembly Language Converting HP 64845 Assembly Language Programs 370 Converting HP 64845 Pseudo-Ops 373 Converting HP 64845 Operands 377 Converting Character Constants 378 Converting Logical Operators 378 Converting HP 64845 Macros 379 Macro Headings 379 Unique Label Generation 379 Conditional Assembly Within Macros 380 Indexing Parameters 381 Converting HP 64845— Miscellaneous 382 White Space 382 Compatibility with older HP 64870 and HP 64874 Files 383 Relocatable and Library Files 383 Assembly Source Files 384 F About this Version Version 2.01 386 PC Platform Support 386 Re-organized manual 386 Version 2.00 386 Combined products 386 New features: as68k 386 New features: ld68k 388 xv Part 1 Quick Start Guide Part 1 Getting Started 1 Getting Started Installing and using the assembler, linker, and librarian. 1 Getting Started Installing on an HP Workstation This software uses standard HP-UX installation procedures. Look for installation instructions in your HP-UX System Administration manual. Installing on a Sun Workstation Look for installation instructions in the Software Installation Guide, which is packaged with the tape. Installing on a PC (MS-DOS) To install from MS-DOS: 1 Insert the assembler disk into the floppy disk drive. 2 Enter (if the floppy drive is drive A:) a:\install Follow the instructions on the screen.
Load more

Recommended publications
  • 12 Questions To... Natami Team - Part 1
    12 questions to... Natami Team - part 1 Banter (c) Polski Portal Amigowy (www.ppa.pl) Today I will tell you about something unique. I will present you the latest 68k CPU! You may wonder... What actually is N68050? The N68050 (N050) is a new 68k family processor developed by the Natami Team. It runs inside the FPGA together with the Natami chipset. The 050 is the first revision of our 68k CPU architecture. Further on, we will extend the architecture to the N68050E and later the N68070 specification. The N68050 softcore will be the default CPU of the Natami system. But if the user wants to, he could also get a separate CPU card with a physical 68060 for his Natami system, connected to the mainboard over the SyncZorro bus. The development history of the N68050 core. One could say it started in 1998, when Gunnar tried to write his first 68k softcore. But FPGAs were unfortunately too small to accomplish this task back then. The actual development of the Natami softcore started two years ago, after we dismissed Coldfire as a possible CPU for the Natami. Coldfire was interesting, but our testing and estimates showed us that solving it with our own softcore is even better. The first "N68070" softcore design idea was similar to a crossbreed of 68000 and Coldfire. Our first concept was to use a pipeline similar to the Coldfire V3 pipeline. To improve performance we changed this and reworked the pipeline to be longer. Our goal for the softcore was to reach a higher clockrate and to be in all regards better than the original Motorola 68060 clocked at the same speed.
    [Show full text]
  • Lecture 1: Course Introduction G Course Organization G Historical Overview G Computer Organization G Why the MC68000? G Why Assembly Language?
    Lecture 1: Course introduction g Course organization g Historical overview g Computer organization g Why the MC68000? g Why assembly language? Microprocessor-based System Design 1 Ricardo Gutierrez-Osuna Wright State University Course organization g Grading Instructor n Exams Ricardo Gutierrez-Osuna g 1 midterm and 1 final Office: 401 Russ n Homework Tel:775-5120 g 4 problem sets (not graded) [email protected] n Quizzes http://www.cs.wright.edu/~rgutier g Biweekly Office hours: TBA n Laboratories g 5 Labs Teaching Assistant g Grading scheme Mohammed Tabrez Office: 339 Russ [email protected] Weight (%) Office hours: TBA Quizes 20 Laboratory 40 Midterm 20 Final Exam 20 Microprocessor-based System Design 2 Ricardo Gutierrez-Osuna Wright State University Course outline g Module I: Programming (8 lectures) g MC68000 architecture (2) g Assembly language (5) n Instruction and addressing modes (2) n Program control (1) n Subroutines (2) g C language (1) g Module II: Peripherals (9) g Exception processing (1) g Devices (6) n PI/T timer (2) n PI/T parallel port (2) n DUART serial port (1) g Memory and I/O interface (1) g Address decoding (2) Microprocessor-based System Design 3 Ricardo Gutierrez-Osuna Wright State University Brief history of computers GENERATION FEATURES MILESTONES YEAR NOTES Asia Minor, Abacus 3000BC Only replaced by paper and pencil Mech., Blaise Pascal, Pascaline 1642 Decimal addition (8 decimal figs) Early machines Electro- Charles Babbage Differential Engine 1823 Steam powered (3000BC-1945) mech. Herman Hollerith,
    [Show full text]
  • RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018)
    RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (built 15th February 2018) CONTENTS I RTEMS CPU Architecture Supplement1 1 Preface 5 2 Port Specific Information7 2.1 CPU Model Dependent Features...........................8 2.1.1 CPU Model Name...............................8 2.1.2 Floating Point Unit..............................8 2.2 Multilibs........................................9 2.3 Calling Conventions.................................. 10 2.3.1 Calling Mechanism.............................. 10 2.3.2 Register Usage................................. 10 2.3.3 Parameter Passing............................... 10 2.3.4 User-Provided Routines............................ 10 2.4 Memory Model..................................... 11 2.4.1 Flat Memory Model.............................. 11 2.5 Interrupt Processing.................................. 12 2.5.1 Vectoring of an Interrupt Handler...................... 12 2.5.2 Interrupt Levels................................ 12 2.5.3 Disabling of Interrupts by RTEMS...................... 12 2.6 Default Fatal Error Processing............................. 14 2.7 Symmetric Multiprocessing.............................. 15 2.8 Thread-Local Storage................................. 16 2.9 CPU counter...................................... 17 2.10 Interrupt Profiling................................... 18 2.11 Board Support Packages................................ 19 2.11.1 System Reset................................. 19 3 ARM Specific Information 21 3.1 CPU Model Dependent Features..........................
    [Show full text]
  • Procesory Ve Směrovačích Firmy Cisco Motorola MPC857DSL
    Procesory ve směrovačích firmy Cisco Pokročilé architektury počítačů Marek Malysz, mal341 Obsah Motorola MPC857DSL.............................................................................................................................1 Motorola 68360.........................................................................................................................................2 Motorola 68030.........................................................................................................................................3 Motorola MPC860 PowerQUICC............................................................................................................3 PMC-Sierra RM7061A.............................................................................................................................4 Broadcom BCM1250................................................................................................................................5 R4600.........................................................................................................................................................5 R5000.........................................................................................................................................................6 R7000.........................................................................................................................................................6 QuantumFlow Processor...........................................................................................................................6
    [Show full text]
  • Upgrade of Linac Control System with New Vme Controllers at Spring-8
    8th International Conference on Accelerator & Large Experimental Physics Control Systems, 2001, San Jose, California WEAT005 physics/0111131 UPGRADE OF LINAC CONTROL SYSTEM WITH NEW VME CONTROLLERS AT SPRING-8 T. Masuda, T. Ohata, T. Asaka, H. Dewa, T. Fukui, H. Hanaki, N. Hosoda, T. Kobayashi, M. Kodera, A. Mizuno, S. Nakajima, S. Suzuki, M. Takao, R. Tanaka, T. Taniuchi, Y. Taniuchi, H. Tomizawa, A. Yamashita, K. Yanagida SPring-8, Hyogo 679-5198, Japan Abstract In September 1999, we started to upgrade the present linac system to the new one by replacing a part of We integrated an injector linac control system to the hardware and introducing a standard software scheme as SPring-8 standard system in September 2000. As a result described in below. At this time, we also introduced the of this integration, the SPring-8 accelerator complex was standard database system for the linac control [3,4]. controlled by one unified system. Because the linac was Because the linac played a role as an injector to the continuously running as the electron beam injector not booster synchrotron and the NewSUBARU storage ring, it only for the SPring-8 storage ring but also for was necessary to avoid downtime due to the integration NewSUBARU, we had to minimize the hardware procedures. We separated the hardware upgrade work into modification to reduce the time for the development and two phases, that is, we replaced the system with minimum testing of the new control system. The integration method modification at the first phase and postponed an overall was almost the same as that of the integration of the replacement to the near future.
    [Show full text]
  • RIP Architecture L Technical Information
    L Technical Information RIP Architecture A raster image processor (RIP) is a computer with a very specific task to perform. It translates a series of computer commands into something that an output device can print. For an imagesetter, this means the instructions that instruct the laser to expose certain areas on the film. Acronyms ASIC Application Specific Integrated Circuit RIP architecture refers to the CISC Complex Instruction Set Computer 1An excellent source of design of the RIP, particularly CPU Central Processing Unit information on computer EPROM Erasable Programmable Read-Only technology is The Computer the hardware and software Memory Glossary by Alan Freedman. that make the RIP work. It is I/O Input/Output It is available from The impossible to discuss RIP MHz Megahertz Computer Language architecture without MIPS Million Instructions Per Second Company, (215) 297-5999. mentioning a number of 1 (also the name of a company that computer buzz words , many manufactures CPUs) of which are acronyms (see PROM Programmable Read-Only Memory list to right). And so to begin, RIP Raster Image Processor we’ll start with a review of RISC Reduced Instruction Set Computer computer basics, and see how SPARC Scalable Performance ARChitecture those principles apply to RIPs. TAXI Transparent Asynchronous Xmitter receiver Interface XMO eXtended Memory Option Computer basics The CPU of a computer is where the bulk of the computing gets done. Microprocessor designations The CPU may also be called the Intel Corporation microprocessor if the CPU is built on a • 8080, 8088 single miniaturized electronic circuit (i.e. • 8086, 80286, 80386, 80486 chip).
    [Show full text]
  • Porting the Choices Object-Oriented Operating System to the Motorola 68030
    PORTING THE CHOICES OBJECT-ORIENTED OPERATING SYSTEM TO THE MOTOROLA 68030 BY BJORN ANDREW HELGAAS B.A., Augustana College, 1988 THESIS Submitted in partial fulfillment of the requirements for the degree of Master of Science in Computer Science in the Graduate College of the University of Illinois at Urbana-Champaign, 1991 Urbana, Illinois TABLE OF CONTENTS Chapter 1 Introduction .......................................... 1 2 Choices Overview ....................................... 4 2.1 Processes ........................................ 5 2.2 Exceptions ....................................... 7 2.3 Virtual Memory .................................... 8 3 Process Scheduling ...................................... 10 3.1 Choices Process Scheduling .............................. 12 3.2 The MC68030SystemContext Class .......................... 15 3.3 Summary ........................................ 17 4 Exception Handling ..................................... 19 4.1 Choices Exception Handling .............................. 20 4.2 MC68030 Exception Handling ............................. 23 4.3 The MC68030CPU Class ................................ 25 4.4 Summary ........................................ 31 5 Virtual Memory ....................................... 32 5.1 Choices Virtual Memory ................................ 34 5.2 MC68030 Virtual Memory ............................... 35 5.3 The MC68030Translation Class ............................ 39 5.4 The MC68030MMU Class ............................... 42 5.5 Summary .......................................
    [Show full text]
  • 32-Bit Bus Master Ethernet Interface for the 68030
    (Using the Macintosh SE/30)32-Bit Bus Master Ethernet Interface for the 68030 AN-691 National Semiconductor 32-Bit Bus Master Ethernet Application Note 691 Interface for the 68030 William Harmon (Using the Macintosh April 1993 SE/30) OVERVIEW National Semiconductor's SE/30 Ethernet adapter provides with any AUI interface. In fact, the SE/30 board has the a high performance, 32-bit, bus master network connection capability to be connected to a network through either thin for Apple's 68030 based compact Macintosh computer. wire (10Base2) or AUI drop cable (10Base5) Ethernet. This design is based around National Semiconductor's Sys- It is also worth mentioning that the SE/30 adapter supports tems Oriented Network Interface Controller (SONICTM, the use of Macintosh Nubus Slot Manager features, such as DP83932), which interfaces directly to the extension slot of interrupt handling, with an on board Slot Manager PROM. the SE/30. The SE/30 design also serves as a model for This does not cause the board to incur any extra cost, since designing the SONIC onto the mother board of a 68030 some type of PROM must already be used to store the based system, since the SE/30's one expansion slot is es- adapter's Ethernet address. sentially a direct connection to the Motorola 68030. FEATURES A block diagram of the adapter can be seen in Figure 1. The SE/30 Ethernet adapter operates synchronously with the Y 32-bit bus master system interface 16 MHz SE/30 mother board and accesses the necessary Y Asynchronous high speed 3 cycle DMA transmit and receive buffers directly in the system's main Y 100% on card address filtering, via the SONIC's on memory, via 16 MHz 3 cycle asynchronous DMA opera- board Content Addressable Memory (CAM) tions.
    [Show full text]
  • Energy Consumption of Apple Macintosh Computers
    Energy Consumption of Apple Macintosh Computers Jacob R. Lorch Alan Jay Smith Report No. UCB/CSD-97-961 June 1997 Computer Science Division (EECS) University of California Berkeley, California 94720 Energy Consumption of Apple Macintosh Computers Jacob R. Lorch and Alan Jay Smith Computer Science Division, EECS Department, University of California, Berkeley Berkeley, CA 94720-1776 June 17, 1997 Abstract easily visible without a backlight, a low-power proces- sor, a low-power disk, ¯ash memory instead of mechan- The utility of a portable computer is critically depen- ical disk, etc. Second, one can take better advantage dent on the period it can be used while running off the of the low-power states of existing system components. battery. In this paper, we present a study of power con- For example, most hard drives made for portable com- sumption in Apple Macintosh computers. We measure puters can be made to stop spinning in order to save the existing power consumption for each system com- power, and operating systems can take advantage of ponent using built-in measuring tools. Since total power this by spinning down the hard drive when it is not in consumption is a function of user workload, we use eight use [17]. Another low-power state that can be taken ad- user workload traces to determine power use as observed vantage of is running the CPU at a lower voltage. Power in practice. Apple currently implements some power- consumption drops with the square of the voltage, but saving features, and the effectiveness of those features the maximum clock rate also drops with the voltage.
    [Show full text]
  • ACCELERATOR CARD User's Guide
    ACCELERATOR CARD User’s Guide Copyright © 1989 by Commodore Amiga, Inc. All Rights Reserved. This document may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine readable form, without prior consent, in writing, from Commodore-Amiga, Inc. With this document, Commodore makes no warranties or guarantees, either express or implied, with respect to the products described, their functionality, compatibility, or avail- ability. Further, Commodore assumes no responsibility or liability for statements or repre- sentations made by itself or by third party vendors or in the publications reproduced herein. IN NO EVENT WILL COMMODORE BE LIABLE FOR DIRECT, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES RESULTING FROM ANY CLAIM ARISING OUT OF THE REPRESENTATIONS MADE HEREIN, EVEN IF IT HAS BEEN ADVISED OF THE POSSIBILITIES OF SUCH DAMAGES. SOME STATES DO NOT ALLOW THE EXCLU- SION OR LIMITATION OF SUCH WARRANTIES OR DAMAGES, SO THE. ABOVE EX- CLUSIONS OR LIMITATIONS MAY NOT APPLY. Information in this document is subject to change without notice and does not represent a commitment on the part of Commodore. Commodore and the Commodore logo are regis- tered trademarks or Commodore Electronics Ltd. Amiga is a registered trademark of Commodore-Amiga, Inc. Motorola is a registered trademark of Motorola, Inc. UNIX is a registered trademark of AT&T. F.C.C. ID BR98YVA2630 User’s Manual Statement WARNING: This equipment has been certified to comply with the limits for a Class B computing device, pursuant to subpart J of Part 15 of the Federal Communications Commis- sions rules. It also complies with Standard C108.8-M1983 of the Canadian Standards Association’s regulations.
    [Show full text]
  • Μ MOTOROLA for More Information on This Product, Rev
    Freescale Semiconductor, Inc. Order this document MOTOROLA by MC68EC030/D SEMICONDUCTOR TECHNICAL DATA MC68EC030 Technical Summary Second-Generation 32-Bit Enhanced Embedded Controller The MC68EC030 is a 32-bit embedded controller that streamlines the functionality of an MC68030 for the requirements of embedded control applications. The MC68EC030 is optimized to maintain performance while using cost-effective memory subsystems. The rich instruction set and addressing . mode capabilities of the MC68020, MC68030, and MC68040 have been maintained, allowing a clear . migration path for M68000 systems. The main features of the MC68EC030 are as follows: c n I • Object-Code Compatible with the MC68020, MC68030, and Earlier M68000 Microprocessors , • Burst-Mode Bus Interface for Efficient DRAM Access r • On-Chip Data Cache (256 Bytes) and On-Chip Instruction Cache (256 Byte) o • Dynamic Bus Sizing for Direct Interface to 8-, 16-, and 32-Bit Devices t • 25- and 40-MHz Operating Frequency (up to 9.2 MIPS) c • Advanced Plastic Pin Grid Array Packaging for Through-Hole Applications u d Additional features of the MC68EC030 include: n o • Complete 32-Bit Nonmultiplexed Address and Data Buses c i • Sixteen 32-Bit General-Purpose Data and Address Registers • Two 32-Bit Supervisor Stack Pointers and Eight Special-Purpose Control Registers m • Two Access Control Registers Allow Blocks To Be Defined for Cacheability Protection e • Pipelined Architecture with Increased Parallelism Allows: S – Internal Caches Accesses in Parallel with Bus Transfers – Overlapped
    [Show full text]
  • Agilent Test & Measurement Discontinued Products
    Agilent Test & Measurement Discontinued Products Technical Support Status (last updated May 1, 2004) The following list contains Agilent Technologies products that are no longer sold and do not have specific information on the Agilent web site. The list provides the following information: • Model number • Brief Product description • Replacement information. If replacement information is available,it's listed here. You will typically find information on replacement products by searching for the listed model number on the Agilent Test & Measurements website at www.agilent.com/find/t&m. Some replacement listings on this page are jumpstations that will take you directly to the replacement family. • Technical support status as of May 1, 2004. "Currently supported" means that, if your instrument is under warranty, or if you have a valid support contract with Agilent, you can receive technical product support and service through the Agilent support network. "No longer supported" means that that the Agilent website is the sole source of application support for this product. For many older products, "no longer supported" may mean no further information is available. You can find information on many recently discontinued products on the Agilent website at www.agilent.com/find/discontinued. Product Description Support Status Replacement Information as of 1 May 83A PERSONAL COMPUTE No2004 longer supported no replacement 83F HP83+GPIB IO SYS No longer supported no replacement 85A BASIC PROGRAMMAB No longer supported no replacement 85B PERS COMPUTER
    [Show full text]