DOCSLIB.ORG

February Electronics Division of the Atomic Energy Research Establishment (AERE) at First Car Phone Harwell in England

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
February Electronics Division of the Atomic Energy Research Establishment (AERE) at First Car Phone Harwell in England operational today (albeit after CADET was developed by Ted some serious restoration work). Cooke-Yarborough in the February electronics division of the Atomic Energy Research Establishment (AERE) at First Car Phone Harwell in England. He had been inspired after attended Bell Feb. 1913 Labs' first symposium on the transistor in 1951. Los Angeles inventor Earl C. Hanson became the first person Some historians think the to receive a wireless phone call CADET was beaten to ’first in his car. It was transmitted place' by the Manchester from Long Beach to his vehicle University Transistor Computer parked on Lookout mountain, ( the “Manchester TC”), a some 35 miles away. One slight prototype of which was demoed drawback was that the car had on [Nov 16] 1953. However, the to be fitted with 10 foot poles TC wasn’t completely fore and aft, supporting aerial transistorized because it still wires and high-voltage relied on vacuum tubes to insulators, which dangled generate a clock signal. The somewhat precariously over the The JOHNNIAC. Photo by CADET didn’t deign to use valves driver and passengers. Andrew Lih. CC BY-SA 2.0. to generate pulses, but that meant it did run rather slower. A short article about the As with von Neumann's own IAS experiment appeared in the Feb. Prior to the CADET, Cooke- machine [June 10], the 1913 issue of Popular Mechanics, Yarborough supervised the JOHNNIAC made the initial but the test may date from the production of the Harwell mistake of utilizing Selectron previous year when Hanson was Dekatron, working with fellow tubes [Aug 10] for its main 19. designers Dick Barnes and memory. In March 1955, more Gurney Thomas. The ‘Harwell’ is Despite the publicity, there had reliable (and faster) core the oldest computer still running been earlier radio telephony memory [May 11] replaced the [April 00]. tests. In 1907, Cyril Frank Elwell Selectrons, and a massive 12k- had demonstrated voice word drum was added as communication between secondary storage. A transistor- Stockton and Sacramento, and based adder supplanted the Kludge Described went on to found the Federal original vacuum tube unit in Telegraph Company, Palo Alto’s 1956. Feb. 1962 first large industry, and first The JOHNNIAC holds several A kludge (or kluge) is a home of radio engineering. firsts – it could run reliably for workaround, or quick-and-dirty hundreds of hours at a time, it solution, that is clumsy, pioneered the use of a time- inelegant, inefficient, difficult to The JOHNNIAC sharing service (JOSS) [May 00], extend and hard to maintain. In employed the first rotating drum other words, it's a good Runs printer and possessed, for a description of lots of software. short while, the largest core The "Oxford English Dictionary" Feb. 1953 memory in the world. gives the word’s origin as RAND Corp's [Oct 1] JOHNNIAC Jackson W. Granholm’s Feb. (John von Neumann Numerical 1962 “How to Design a Kludge” Integrator and Automatic Harwell CADET article which appeared in Computer) was so named Datamation. However, the very because of its use of the von Feb. 1955 similar word, kluge, was Neumann [Dec 28] architecture. common Navy slang in WWII for It became operational early in The Harwell CADET (Transistor any piece of electronics that 1953 and was finally Electronic Digital Automatic worked well on shore but decomissioned on Feb. 11, 1966, Computer – read backwards) consistently failed at sea. making it the longest was most likely the first fully operational computer, clocking transistorized computer in For example, Agnes Nolan up over 50,000 hours. However, Europe, and perhaps the first in Underwood in her 1947 essay the oldest computer still running the world, just beating Bell Lab’s “Folklore from GI. Joe” in the (discounting long periods when TRADIC [March 14] to the title. New York Folklore Quarterly (Vol it was mothballed) is the It sported over 300 point- 3, No. 4, Winter) ends with an Harwell Dekatron [April 00], in contact transistors, and ran its account of the shaggy dog story, service for 30 years, and still first test program some time this “Murgatroyd the Kluge Maker”. month. 1 The "Jargon File" [Oct 2] programmer. RAM chips could & Alice” may have been the believes that kludge derives be added, to offer up to a total of inspiration. from British military slang for 640 bytes. Alice and Bob soon began the Scotish kludge or kludgie, During its development, Sinclair turning up everywhere in the meaning “a common toilet”. had been lukewarm about the cryptographical literature. This prospects for personal prompted a detailed computers, so the MK-14 project examination of their lives by Sinclair MK14 had been handed off to Chris John Gordon in an after-dinner Curry, and the kit produced by speech at an April 1984 crypto Feb. 1978 National Semiconductor. Curry conference. left Sinclair's company in 1978, Clive Sinclair’s [July 30] It appears that Bob is a to found Acorn Computers [Dec company, “Science of stockbroker, and Alice a stock 5] with Herman Hauser. Cambridge”, launched a speculator, and their favorite microcomputer kit, the MK14 “Micro Men”, a BBC TV drama hobbies are trying to defraud (“MK” for “microprocessor kit”), (2009), focused on the rivalry insurance companies and based on National between Sinclair and Curry playing poker over the phone. Semiconductor’s SC/MP during this time. Sinclair has Naturally, Alice and Bob are (“Scamp”) 8-bit processor. remarked, “it was a travesty of wanted by both the tax Indeed, the entire kit was closely the truth.” The programme authorities and the secret police, derived from National features a stellar galaxy of and even Alice doesn’t entirely Semiconductor’s SC/MP Introkit, 1980’s PCs from the UK. trust Bob because of some a low-cost evaluation board. unspecified past incident. The MK14 shipped with 256 Inevitably, Alice and Bob were bytes of RAM, 512 bytes of ROM, Alice and Bob joined in their adventures by a rubbery calculator-style others alphabetical characters. keyboard, a LED seven segment Feb. 1978 For example, in Aug. 1985, display, and a few I/O ports. Charles Bennett, Giles Brassard, The Feb. issue of the and Jean-Marc Roberts started Crucially, it was five times Communications of the ACM their paper, “How to Reduce cheaper (price: £39.95) than its (CACM) featured “A Method for Your Enemy’s Information,” with closest micro kit competitor, Obtaining Digital Signatures and a tale about Alice, Bob, and Eve, with the result that about Public-key Cryptosystems” by an eavesdropper who could 20,000 (or perhaps 50,000) Ron Rivest [May 6], Adi Shamir modify a transmission were sold during its lifetime. [July 6], and Leonard Adleman arbitrarily. This was Sinclair’s first [Dec 31]. computer product, and its wild The cast expanded dramatically The article, now reverently success paved the way for (with over five new people) in called the “RSA paper”, describes Sinclair's ZX80 [Jan 29] and the 1994 textbook, “Applied the types of communication others. Cryptography”, by Bruce possible with public key Schneier [Jan 15]. He added a cryptography, Carol but went with Trent rather although there than a Ted. had already been a less formal introduction to these concepts by IBM 5120 Martin Gardner [Oct 21] in the Feb. 1980 [Aug 00] 1977 The 5120 was the last evolution issue of Scientific of IBM’s 5100 [Sept 9] and 5110 American. Science of Cambridge's MK14 ‘portable’ series. It had the (1978). Photo by Steve Elliott. CC The RSA paper outlines different distinction of being IBM’s BY-SA 2.0. communication situations by lowest-priced computer up to referring to their effects on two that time, and also the heaviest characters, Alice and Bob. Rivest desktop device ever: a gut- The MK14's popularity was later remarked that they had wrenching 105 lbs. greatly helped by magazines and chosen the names in order to Aside from the weight, it was hobbyists coming up with maintain the traditional use of well designed, and took up less improvements and “A” and “B,” but also to make space on the desktop than the modifications to its basic design. communication scenarios easier 5100, and featured a 9-inch Expansions included a better to explain by using the pronouns monochrome monitor, which keyboard, a cassette interface, a “he” and “she.” However, some improved on the 5-inch screen text and graphics video module, people have suggested that the on the 5100. sound card, and EPROM 1969 movie, “Bob & Carol & Ted 2 However, returning to the play back sequences of weight issue – the 5120 actually commands, as well as play consisted of three parts – an IBM regular audio. A built-in digital 5110 Model 3, a 5114 external clock allowed the playback of diskette unit, and a 5103 dot- commands at specified times. matrix printer. The floppy-drive The Omnibot disappeared in the cabinet could hold one or two 8- inch floppy drives, weighing 15 mid-1980's, but after the merger of Tomy and Takara in 2006, the lbs. each. This meant that the company unveiled a new total system could weigh in at Omnibot, the i-SOBOT, which 132 lbs. Nevertheless, it was was later certified by Guinness aimed at general small World Records as “the world’s businesses, not just accredited smallest humanoid robot in weightlifters. production”. The next 51xx machine would be For more robot men, see [Feb the IBM 5150, better known as 24], [March 23], [March 24], the IBM PC, released on [Aug 12] [April 16], [April 30], [July 17], 1981. [July 30], [Sept 15], [Nov 11], [Nov 30], [Dec 22].
Load more

Recommended publications
  • Chapter 3 Semiconductor Memories
    Chapter 3 Semiconductor Memories Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction Random Access Memories Content Addressable Memories Read Only Memories Flash Memories Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 2 Overview of Memory Types Semiconductor Memories Read/Write Memory or Random Access Memory (RAM) Read Only Memory (ROM) Random Access Non-Random Access Memory (RAM) Memory (RAM) •Mask (Fuse) ROM •Programmable ROM (PROM) •Erasable PROM (EPROM) •Static RAM (SRAM) •FIFO/LIFO •Electrically EPROM (EEPROM) •Dynamic RAM (DRAM) •Shift Register •Flash Memory •Register File •Content Addressable •Ferroelectric RAM (FRAM) Memory (CAM) •Magnetic RAM (MRAM) Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 3 Memory Elements – Memory Architecture Memory elements may be divided into the following categories Random access memory Serial access memory Content addressable memory Memory architecture 2m+k bits row decoder row decoder 2n-k words row decoder row decoder column decoder k column mux, n-bit address sense amp, 2m-bit data I/Os write buffers Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 4 1-D Memory Architecture S0 S0 Word0 Word0 S1 S1 Word1 Word1 S2 S2 Word2 Word2 A0 S3 S3 A1 Decoder Ak-1 Sn-2 Storage Sn-2 Wordn-2 element Wordn-2 Sn-1 Sn-1 Wordn-1 Wordn-1 m-bit m-bit Input/Output Input/Output n select signals are reduced n select signals: S0-Sn-1 to k address signals: A0-Ak-1 Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 5 Memory Architecture S0 Word0 Wordi-1 S1 A0 A1 Ak-1 Row Decoder Sn-1 Wordni-1 A 0 Column Decoder Aj-1 Sense Amplifier Read/Write Circuit m-bit Input/Output Advanced Reliable Systems (ARES) Lab.
    [Show full text]
  • Error Detection and Correction Methods for Memories Used in System-On-Chip Designs
    International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 – 8958, Volume-8, Issue-2S2, January 2019 Error Detection and Correction Methods for Memories used in System-on-Chip Designs Gunduru Swathi Lakshmi, Neelima K, C. Subhas ABSTRACT— Memory is the basic necessity in any SoC Static Random Access Memory (SRAM): It design. Memories are classified into single port memory and consists of a latch or flipflop to store each bit of multiport memory. Multiport memory has ability to source more memory and it does not required any refresh efficient execution of operation and high speed performance operation. SRAM is mostly used in cache memory when compared to single port. Testing of semiconductor memories is increasing because of high density of current in the and in hand-held devices. It has advantages like chips. Due to increase in embedded on chip memory and memory high speed and low power consumption. It has density, the number of faults grow exponentially. Error detection drawback like complex structure and expensive. works on concept of redundancy where extra bits are added for So, it is not used for high capacity applications. original data to detect the error bits. Error correction is done in Read Only Memory (ROM): It is a non-volatile memory. two forms: one is receiver itself corrects the data and other is It can only access data but cannot modify data. It is of low receiver sends the error bits to sender through feedback. Error detection and correction can be done in two ways. One is Single cost. Some applications of ROM are scanners, ID cards, Fax bit and other is multiple bit.
    [Show full text]
  • Low Voltage, One-Time Programmable, Read-Only Memory
    Features • Fast read access time – 90ns • Dual voltage range operation – Low voltage power supply range, 3.0V to 3.6V, or – Standard power supply range, 5V 10% • Compatible with JEDEC standard Atmel® AT27C512R • Low-power CMOS operation – 20µA max standby (less than 1µA, typical) for VCC = 3.6V – 29mW max active at 5MHz for VCC = 3.6V 512K (64K x 8) • JEDEC standard package – 32-lead PLCC Low Voltage, • High-reliability CMOS technology One-time – 2,000V ESD protection Programmable, – 200mA latchup immunity • Rapid programming algorithm – 100µs/byte (typical) Read-only Memory • CMOS- and TTL-compatible inputs and outputs – JEDEC standard for LVTTL • Integrated product identification code Atmel AT27LV512A • Industrial temperature range • Green (Pb/halide-free) packaging option 1. Description The Atmel AT27LV512A is a high-performance, low-power, low-voltage, 524,288-bit, one- time programmable, read-only memory (OTP EPROM) organized as 64K by 8 bits. It requires only one supply in the range of 3.0 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using battery power. The Atmel innovative design techniques provide fast speeds that rival 5V parts, while keep- ing the low power consumption of a 3.3V supply. At VCC = 3.0V, any byte can be accessed in less than 90ns. With a typical power dissipation of only 18mW at 5MHz and VCC = 3.3V, the AT27LV512A consumes less than one-fifth the power of a standard, 5V EPROM. Standby mode supply current is typically less than 1µA at 3.3V. The AT27LV512A is available in industry-standard, JEDEC-approved, one-time programmable (OTP) PLCC package.
    [Show full text]
  • Semiconductor Memories
    Semiconductor Memories Prof. MacDonald Types of Memories! l" Volatile Memories –" require power supply to retain information –" dynamic memories l" use charge to store information and require refreshing –" static memories l" use feedback (latch) to store information – no refresh required l" Non-Volatile Memories –" ROM (Mask) –" EEPROM –" FLASH – NAND or NOR –" MRAM Memory Hierarchy! 100pS RF 100’s of bytes L1 1nS SRAM 10’s of Kbytes 10nS L2 100’s of Kbytes SRAM L3 100’s of 100nS DRAM Mbytes 1us Disks / Flash Gbytes Memory Hierarchy! l" Large memories are slow l" Fast memories are small l" Memory hierarchy gives us illusion of large memory space with speed of small memory. –" temporal locality –" spatial locality Register Files ! l" Fastest and most robust memory array l" Largest bit cell size l" Basically an array of large latches l" No sense amps – bits provide full rail data out l" Often multi-ported (i.e. 8 read ports, 2 write ports) l" Often used with ALUs in the CPU as source/destination l" Typically less than 10,000 bits –" 32 32-bit fixed point registers –" 32 60-bit floating point registers SRAM! l" Same process as logic so often combined on one die l" Smaller bit cell than register file – more dense but slower l" Uses sense amp to detect small bit cell output l" Fastest for reads and writes after register file l" Large per bit area costs –" six transistors (single port), eight transistors (dual port) l" L1 and L2 Cache on CPU is always SRAM l" On-chip Buffers – (Ethernet buffer, LCD buffer) l" Typical sizes 16k by 32 Static Memory
    [Show full text]
  • 8K X 8 EPROM Features Powers Down Into a Low-Power Standby Mode
    1CY 27C6 4 fax id: 3006 CY27C64 8K x 8 EPROM Features powers down into a low-power standby mode. It is packaged in a 600-mil-wide package. The reprogrammable packages • CMOS for optimum speed/power are equipped with an erasure window; when exposed to UV • Windowed for reprogrammability light, these EPROMs are erased and can then be repro- • High speed grammed. The memory cells utilize proven EPROM float- ing-gate technology and byte-wide intelligent programming al- — 0 ns (commercial) gorithms. • Low power The EPROM cell requires only 12.5V for the super voltage and — 40 mW (commercial) low–current requirements allow for gang programming. The — 30 mW (military) EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly • Super low standby power exercised prior to encapsulation. Each EPROM is also tested — Less than 85 mW when deselected for AC performance to guarantee that after customer program- • EPROM technology 100% programmable ming, the product will meet DC and AC specification limits. ± • 5V 10% VCC, commercial and military Reading is accomplished by placing an active LOW signal on • TTL-compatible I/O OE and CE. The contents of the memory location addressed by the address lines (A0 through A12) will become available on the output Functional Description lines (O0 through O7). The CY27C64 is a high-performance 8192 word by 8 bit CMOS PROM. When deselected, the CY27C64 automatically Logic Block Diagram Pin Configurations O7 DIP/CerDIP A0 Top View A1 VCC 1 28 VCC 2 27 A2 64K O6 A12 VCC ROW PROGRAMMABLE A7 3 26 NC A ADDRESS MULTIPLEXER 3 ARRAY A 4 6 25 A8 A5 5 24 A9 A4 A 6 4 23 A11 O5 A5 A3 7 22 OE A2 8 21 A10 A6 A1 9 27C64 20 CE ADDRESS A A7 O 0 10 19 O7 DECODER 4 O0 11 18 O6 A8 O1 12 17 O5 O 13 16 O A9 2 4 GND 14 15 O3 O A10 COLUMN 3 ADDRESS [1] 27C64-2 A11 PLCC Top View A 12 O2 4 POWER DOWN 32132 31 30 A A 6 5 29 8 A 5 6 28 A9 O1 A 4 7 27 A11 A 3 8 26 NC A 2 9 25 OE A A 1 10 24 10 A0 23 CE O0 11 27C64 NC 12 22 O7 O0 13 21 O6 14 15 16 17 18 19 20 CE OE 27C64-1 27C64-3 Notes: 1.
    [Show full text]
  • Charles Lindsey the Mechanical Differential Analyser Built by Metropolitan Vickers in 1935, to the Order of Prof
    Issue Number 51 Summer 2010 Computer Conservation Society Aims and objectives The Computer Conservation Society (CCS) is a co-operative venture between the British Computer Society (BCS), the Science Museum of London and the Museum of Science and Industry (MOSI) in Manchester. The CCS was constituted in September 1989 as a Specialist Group of the British Computer Society. It is thus covered by the Royal Charter and charitable status of the BCS. The aims of the CCS are: To promote the conservation of historic computers and to identify existing computers which may need to be archived in the future, To develop awareness of the importance of historic computers, To develop expertise in the conservation and restoration of historic computers, To represent the interests of Computer Conservation Society members with other bodies, To promote the study of historic computers, their use and the history of the computer industry, To publish information of relevance to these objectives for the information of Computer Conservation Society members and the wider public. Membership is open to anyone interested in computer conservation and the history of computing. The CCS is funded and supported by voluntary subscriptions from members, a grant from the BCS, fees from corporate membership, donations, and by the free use of the facilities of both museums. Some charges may be made for publications and attendance at seminars and conferences. There are a number of active Projects on specific computer restorations and early computer technologies and software.
    [Show full text]
  • An Electronic Digital Computor Using Cold Cathode Counting Tubes for Storage
    An Electronic Digital Computor Using Cold Cathode Counting Tubes for Storage By R. C. M. Barnes, B.Sc., E. H. Cooke-Yarborough, M.A., A.M.I.E.E., and D. G. A. Thomas, M.A. Electronic Engineering - August 1951. A small sequence-controlled computor is described; it has storage capacity for up to 90 numbers each of eight decimal digits. Cold cathode counting tubes (Dekatrons) are used as storage elements. Parallel operation is employed, and the speed of operation is comparable with that of a desk calculating machine. Apart from speed, however, the computor provides most of the facilities found in larger, faster digital computors. Information is fed into the machine from perforated paper tapes and a teleprinter or tape perforator records the results. SEVERAL large-scale computors have been described in recent years, including the ENIAC with hard valve circuits, the EDSAC with mercury delay storage, the University of Manchester computor with cathode-ray storage and the Birkbeck College computor with magnetic storage. These computors are intended primarily to carry out enormous computations, too lengthy to perform by other means. In addition smaller scale relay computors have been built for general work. The machine described here is not intended to deal with the long calculations for which the large computors have been designed. It is intended rather to do the work of a few operators with desk calculating machines where the work to be done is of a routine or repetitive nature, As a result, simplicity and reliability have been regarded as of more importance than speed of operation and the machine performs the operations of addition, subtraction, multiplication and division little faster than a desk calculator.
    [Show full text]
  • Application Note 170 Adding Nonvolatile SRAM Into Embedded Systems
    Application Note 170 Adding Nonvolatile SRAM into Embedded Systems www.maxim-ic.com INTRODUCTION Dallas Semiconductor’s nonvolatile (NV) SRAMs are plastic encapsulated modules that combine an SRAM, a power control IC, and a battery to provide high performance NV memory. NV SRAMs are the only NV solution on the market that does not specify a maximum number of write cycles. Additionally, the interface remains the same as a standard SRAM, and the read and write access times remain similar to the SRAM used within the module. NV SRAMs are particularly well suited to microprocessor circuits because of their fast access times and the SRAM interface. External memory buses available on many microprocessors are intended for use with SRAM for data memory. Thus, due to the equivalent interfaces, NV SRAMs can simply replace an SRAM to provide NV storage in many applications. Often in the past, EPROM, EEPROM, and flash have been used for program memory space; however, NV SRAMs may also be used for program memory as well. This application note will show how to interface an NV SRAM to a microprocessor based system as either program or data memory, and list the advantages that using a NV SRAM will bring to the system compared to other NV memories currently available. DIFFERENCE BETWEEN EPROM, EEPROM, FLASH AND NV SRAM Although EPROM, EEPROM, Flash and NV SRAM are compatible NV storage solutions to some extent, accidentally choosing one that is a poor choice for a particular application can be crippling to a design. The main challenges that a microcontroller
    [Show full text]
  • 17. Semiconductor Memories
    17. Semiconductor Memories Institute of Microelectronic Systems Overview •Introduction • Read Only Memory (ROM) • Nonvolatile Read/Write Memory (RWM) • Static Random Access Memory (SRAM) • Dynamic Random Access Memory (DRAM) •Summary Institute of Microelectronic 17: Semiconductor Memories Systems 2 Semiconductor Memory Classification Non-Volatile Memory Volatile Memory Read Only Memory Read/Write Memory Read/Write Memory (ROM) (RWM) Random Non-Random Mask-Programmable EPROM Access Access ROM E2PROM SRAM FIFO Programmable ROM FLASH DRAM LIFO Shift Register EPROM - Erasable Programmable ROM SRAM - Static Random Access Memory E2PROM - Electrically Erasable DRAM - Dynamic Random Access Memory Programmable ROM FIFO - First-In First-Out LIFO - Last-In First-Out Institute of Microelectronic 17: Semiconductor Memories Systems 3 Random Access Memory Array Organization Memory array • Memory storage cells • Address decoders Each memory cell • stores one bit of binary information (”0“ or ”1“ logic) • shares common connections with other cells: rows, columns Institute of Microelectronic 17: Semiconductor Memories Systems 4 Read Only Memory - ROM • Simple combinatorial Boolean network which produces a specific output for each input combination (address) • ”1“ bit stored - absence of an active transistor • ”0“ bit stored - presence of an active transistor • Organized in arrays of 2N words • Typical applications: • store the microcoded instructions set of a microprocessor • store a portion of the operation system for PCs • store the fixed programs for
    [Show full text]
  • Memory Devices
    Memory Devices CEN433 King Saud University Dr. Mohammed Amer Arafah 1 Types of Memory Devices Two main types of memory: ROM Read Only Memory Non Volatile data storage (remains valid after power off) For permanent storage of system software and data Can be PROM, EPROM or EEPROM (Flash) memory RAM Random Access Memory Volatile data storage (data disappears after power off) For temporary storage of application software and data Can be SRAM (static) or DRAM (dynamic) CEN433 - King Saud University 2 Mohammed Amer Arafah Memory Pin Connections Address Inputs: Select the required location in memory. Memory A0 Address lines are numbered from A1 A0 to as many as required to A2 Address . O0 address all memory locations Connections . O1 Output . Or O2 . Input/Output Example: 12-bit address: A0-A11 . Connections 12 . 2 = 4K memory locations AN OM Today’s memory devices range in capacities upto 1G locations (30 CE/ address lines) OE/ WE/ Example: 4K memory: 12 bits: 000H-FFFH. e.g. from 40000H to 40FFFH. Decode this part for CS CEN433 - King Saud University 3 Mohammed Amer Arafah Memory Pin Connections Data Inputs/Outputs (RAM) Data Outputs (ROM) Number of lines = width of data Memory A storage, usually a byte D0-D7 0 A (M=7) 1 A2 Address . O0 Connections . Wider processor data buses use . O1 Output . O Or multiple of such byte-wide . 2 . Input/Output memory devices, e.g. 64-bit . Connections AN . O 8 x 8-bit devices M CE/ Sometimes the total memory capacity is expressed in bits, e.g. OE/ a 64K x 8-bit = 512 Kbit WE/ CEN433 - King Saud University 4 Mohammed Amer Arafah Memory Pin Connections Control Inputs: Chip Enable (CE/), or Chip Select (CS/), or simply Select (S/): Select the memory device for READ or Memory WRITE operations.
    [Show full text]
  • Semiconductor Memories
    SEMICONDUCTOR MEMORIES Digital Integrated Circuits Memory © Prentice Hall 1995 Chapter Overview • Memory Classification • Memory Architectures • The Memory Core • Periphery • Reliability Digital Integrated Circuits Memory © Prentice Hall 1995 Semiconductor Memory Classification RWM NVRWM ROM Random Non-Random EPROM Mask-Programmed Access Access 2 E PROM Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM Digital Integrated Circuits Memory © Prentice Hall 1995 Memory Architecture: Decoders M bits M bits S S0 0 Word 0 Word 0 S1 Word 1 A0 Word 1 S2 Storage Storage s Word 2 Word 2 d Cell A1 Cell r r o e d W o c N AK-1 e S D N-2 Word N-2 Word N-2 SN_1 Word N-1 Word N-1 Input-Output Input-Output (M bits) (M bits) N words => N select signals Decoder reduces # of select signals Too many select signals K = log2N Digital Integrated Circuits Memory © Prentice Hall 1995 Array-Structured Memory Architecture Problem: ASPECT RATIO or HEIGHT >> WIDTH 2L-K Bit Line Storage Cell AK r e d Word Line AK+1 o c e D AL-1 w o R M.2K Sense Amplifiers / Drivers Amplify swing to rail-to-rail amplitude A 0 Column Decoder Selects appropriate AK-1 word Input-Output (M bits) Digital Integrated Circuits Memory © Prentice Hall 1995 Hierarchical Memory Architecture Row Address Column Address Block Address Global Data Bus Control Block Selector Global Circuitry Amplifier/Driver I/O Advantages: 1. Shorter wires within blocks 2. Block address activates only 1 block => power savings Digital Integrated Circuits Memory © Prentice Hall 1995 Memory Timing: Definitions
    [Show full text]
  • A Hybrid Computer for X-Ray Crystallography
    A HYBRID COMPUTER FOR X-RAY CRYSTALLOGRAPHY BY S. HARIGOVINDAN ( Depaetment of Physics, Indian lnstitute of Science, Bangalore-12) Received November 19, 1965 (Communicated by Dr. R. S. Krishnan, F.A.SC.) ABSTRACT A hybrid computer for structure factor calculations in X-ray crystallo- graphy is described. The computer can calculate three-dimensional struc- ture factors of up to 24 atoms in a single run and can generate the scatter functions of well over 100 atoms using Vand et al., of Forsyth and Wells approximations. The computer is essentially a digital computer with analog function generators, thus combining to advantage the economic data storage of digital systems and simple computing circuitry of analog systems. The digital part serially selects the data, computes and feeds the arguments into specially developed high precision digital-analog func- tion generators, the outputs of which being d.c. voltages, are further processed by analog circuits and fina]ly the sequential adder, which employs a novel digital voltmeter circuit, converts them back into digital form and accumulates them in a dekatron counter which displays the final result. The computer is also capable of carrying out 1-, 2-, or 3-dimensional Fourier summation, although in this case, the lack of sufficient storage space for the large number of coeflicients involved, is a scrious limitation at present. INTRODUCTION IN X-ray crystal structure determination, two types of computations, namely those of electron density and structure factor, are repeatedly required, and small-scale special purpose computers for these computations are extremely useful in speeding up the structure determination. A hyb¡ computer, developed and constructed by the author (1964), mainly for the second type of computations, is described in this paper.
    [Show full text]