DOCSLIB.ORG

Coordinated Science Laboratory

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Coordinated Science Laboratory Coordinated Science Laboratory Coordinated Science Laboratory •Designing pervasive and embedded technologies, from William H. Sanders, Acting Director* hand-held devises to large-scale systems. 202 Coordinated Science Laboratory •Creating telecommunications networks that are secure, 1308 W. Main St. available, safe, private, and survivable in the face of attacks MC-228 and other disruptions. Urbana, IL 61801-2307 •Building new parallel technologies for high-end 217-333-2511 computing applications. http://www.csl.uiuc.edu •Constructing new wireless technologies for seamless, high-speed communications. Advances in information technology are enabling •Designing new architectures for the future power grid. scientists to study previously inaccessible phenomena and Underlying all advances in information technology environments. The payoff of IT research in scientific and must be a powerful and dynamic infrastructure—one that human terms may well be enormous, and it is just is fast, adaptive, responsive, highly reliable, and secure. beginning. CSL is building this infrastructure today. The Coordinated Science Laboratory, one of the nation’s premier, multidisciplinary research laboratories, *R. K. Iyer served as director during the reporting focuses on information technology at the crossroads of period. computing, control, and communications. With a rich history of nearly 60 years of innovation, CSL has CSL's major research areas include: developed and deployed new technologies that have •Computing and Networks achieved international scientific recognition and •Decision and Control transformed society. At the laboratory, design, •Communications and Signal Processing implementation, interaction, and evaluation take place at •Circuits, Electronics and Surface Science every level, from circuits to systems and networks, and from algorithms to complex, new-generation architectures, Faculty associated with CSL are listed below: design tools and software. CSL uses these innovations to explore critical issues in Department of Aerospace Engineering defense, medicine, environmental sciences, robotics, life- C. Langbort enhancement for the disabled, and aeronautics. The N. Neogi laboratory has made many important contributions to P. Voulgaris NASA, the Department of Defense and major manufacturers including Motorola, HP, IBM, Microsoft, Department of Civil and Environmental Engineering and many others. L. Liu The laboratory is led by a faculty of about 100 world- renowned experts and researchers from 10 departments, Department of Computer Science and assisted by 50 senior professional researchers, post- V. Adve docs, and adjunct faculty members. CSL also is home to G. Agha about 330 graduate students and 60 undergraduate R. Campbell students. CSL is located primarily in its own building, with G. Dejong additional facilities in the Engineering Science Building, C. Gunter Beckman Institute, and the Frederick Seitz Materials S. LaValle Research Laboratory. K. Nahrstedt A selection of current efforts illustrates the laboratory’s L. Sha breadth, including: •Building next-generation air transportation systems. Department of Electrical and Computer Engineering •Enhancing multi-modal imaging and visualization for I. Adesida health care, animation, security, and surveillance. N. Ahuja 1 J. Allen S. Patel T. Basar C. Polychronopoulos J. Bernhard A. Poon S. Bishop U. Ravaioli R. Blahut E. Rosenbaum N. Borisov W. Sanders Y. Bresler D. Sarwate D. Brown P. Sauer A. Cangellaris J. Schutt-Aine S. Carney N. Shanbhag N. Carter A. Singer D. Chen M. Spong K. Y. Cheng R. Srikant Y. Chiu G. R. Swenson J. Coleman G. W. Swenson T. Coleman J. Tucker M. Do N. Vaidya G. Eden V. Veeravalli M. Feng P. Viswanath M. Frank B. Wah S. Franke M. Wong C. Gardner C. Hadjicostis Department of Industrial and Enterprise Systems B. Hajek Engineering M. Hasegawa-Johnson C. Beck Y. C. Hu R. Sreenivas T. Huang D. Stipanovic S. Hutchinson W. M. Hwu Department of Law R. Iyer J. Kesan D. Jones F. Kamalabadi Department of Library and Information Science R. Koetter L. Smith P. Krein E. Kudeki Department of Materials Science and Engineering P. Kumar J. Abelson R. Kumar L. Allen J. P. Leburton A. Rockett S. Levinson Z. P. Liang Department of Mathematics D. Liberzon I. Duursma M. Loui R. Ghrist S. Lumetta J. Lyding Department of Mechanical Science and Engineering Y. Ma A. Alleyne J. Makela G. Dullerud S. Meyn P. Mehta O. Milenkovic I. Petiov P. Moulin D. Nicol M. Oelze J. Patel 2 Tamer Basar Faculty and Their Interests Information technology research; control over wired and wireless networks; usage-limited sensing, estimation, and John R. Abelson control; robust identification and control; dynamic games Plasma-assisted deposition of semiconductor, dielectric, and stochastic teams; nonlinear and adaptive robust and conductive thin-films for electronic applications; the control; decentralized and distributed detection and physics and chemistry of film growth; fabrication of estimation; routing, pricing, and congestion control; photovoltaic cells and thin-film transistors for modeling and control of communication networks; mobile macroelectronics and distributed computing; information security and intrusion detection; incentive mechanisms through pricing; Ilesanmi Adesida neural networks-based identification and control; Electronic and transport properties of ultra-low applications of control and game theory in economics dimensional semiconductor structures, advanced processing methods for electronic devices, high-speed Carolyn L. Beck optoelectronic devices and integrated circuits, radiation Control systems, modeling and model reduction for the effects purposes of control, systems theory Vikram Adve Jennifer Bernhard Compilers, software reliability, performance analysis, Reconfigurable active and passive antennas, phased array computer architecture antennas, wireless sensor systems Gul A. Agha Stephen G. Bishop Developing new abstractions for building open distributed Optical and electrical characterization of crystalline and systems and reasoning about their behavior, parallelism, amorphous semiconductors and semiconductor coordination, real-time behavior nanostructures, compound semiconductors (GaAs, InP, AlGaAs, ZnSe, SiC), defects in semiconductors, Narendra Ahuja isoelectronic defects, rare earth-doped chalcogenide Computer vision, robotics, image processing, sensors, glasses and GaN. Experimental techniques, including pattern recognition, virtual environments, intelligent photoluminescence, nuclear magnetic resonance, electron interfaces spin resonance, magneto-optics, photoemission, infrared spectroscopy Jont Allen Speech recognition based on the articulation index and Richard Blahut aspects of information theory, bioacoustics, circuits, Communications, signal processing, information theory, communications, electromagnetics, signal and image optical recording processing Yoram Bresler Leslie H. Allen Biomedical imaging systems; statistical signal and image Thin-film physics, microelectronic processing, interfaces, processing; inverse problems; statistical pattern nanoscale, size-dependent material properties, recognition; sensor-array processing nanocalorimetry Donna J. Brown Andrew G. Alleyne Asynchronous learning technologies and environments; Automotive systems, control systems WWW-based education; VLSI placement and routing; parallel and distributed algorithms and architectures; analysis and design of algorithms, with a particular interest in approximation algorithms; graph theory David Cahill Epitaxial growth, scanning tunneling microscopy, ion- surface interactions, thermal properties of thin films, strained layer heterostructures 3 Roy H. Campbell Gerald DeJong Security, distributed operating systems, ubiquitous Artificial intelligence computing Minh Do Andreas Cangellaris Image and multidimensional signal processing, wavelets, Numerical techniques for electromagnetic modeling and imaging, multiscale geometric analysis, visual information simulation, microwave circuit design, speed VLSI representation interconnects, electronic packaging, electromagnetic computer-aided design for high-speed digital and Geir E. Dullerud RF/microwave electronics, antenna modeling, Control systems, dynamic systems optoelectronic interconnects, electromagnetic modeling for nonlinear optics J. Gary Eden Ultraviolet and visible lasers and laser spectroscopy, Scott Carney microcavity plasma devices and arrays, micro- and Optical physics, including imaging, near-field microscopy, nanophotonic resonators; optical physics, including classical and quantum coherence theory, beam femtosecond laser spectroscopy and technology, and the propagation, fundamental issues of energy conservation, interaction of intense optical fields with matter, laser mathematical methods in inverse scattering and the magnetometry propagation of light Milton Feng Nicholas Carter High-speed devices and ICs for wireless and light emitting Architectures that combine programmable processors and transistors for optoelectronics (optoelectronic IC), reconfigurable logic, computing using nanotech devices, monolithic microwave and millimeter-wave IC, digital IC, design techniques to integrate computation and sensing high field transport properties, RF-MEMS for wireless communications, advanced Si-CMOS device physics Deming Chen Synthesis and architecture exploration for programmable Matthew Frank logic devices; CAD for multicore and SoC under process Computer system architecture, parallel computing, variation; reconfigurable computing; nanoscale
Load more

Recommended publications
  • Custom and Multichip Packaging Contract Manufacturing
    Custom & Multichip Packaging Contract Manufacturing Micross’ contract assembly offers design and engineering support, BOM procurement, and a wide selection of package, substrate and interposer materials. Micross provides comprehensive semiconductor packaging services for multiple electronic components, including digital, mixed signal, analog, multi-chip and System-in-Package (SiP). We design, build and test hermetic QML and chip scale packaging for various markets including down-hole, aerospace, satellite and military. We combine advanced processes and product development to provide full turnkey support for prototype to volume production of flip chip and wire bond packages including single chip, multichip and SiP applications on organic substrates or ceramic substrates. By ensuring delivery of finished wafers through our relationships with silicon OCMs, and full coordination of customer BOM requirements, we offer complete supply-chain management services for micro- electronic assemblies. Micross Components can support your custom design with: Micross supplies modules and contract assembly services for multiple platforms: industrial, airborne; commercial and government satellites; • Complete turnkey product - including program missile and ordnance; C4ISR and medical. and vendor management of all elements throughout the product lifecycle • Co-development of a statement of work (SOW) Custom Multichip Packaging (MCP) is a die based system or sub-system • Co-design, starting with schematic, netlist or product definition and documentation assembled into a single package which is then mounted to the PCB. • Environmental requirements review In its simplest form factor, two or more of the same die are combined in one industry standard package that is smaller than the equivalent • Package and material selection for optimization of electrical and environmental performance, single die packages combined.
    [Show full text]
  • Electrical and Computer Engineering
    Electrical and Computer Engineering R. E. Blahut, Head and the Beckman Institute for Advanced Science and S. G. Bishop, S. J. Franke, E. Kudeki, Associate Heads Technology. 155 William L. Everitt Laboratory 1406 W. Green St. Faculty and Their Interests MC-702 Urbana, IL 61801-2991 Ilesanmi Adesida 217-333-2300 Electronic and transport properties of ultra-low http://www.ece.uiuc.edu dimensional semiconductor structures, advanced processing methods for electronic devices, high-speed Research in the Department of Electrical and Computer optoelectronic devices and integrated circuits, radiation Engineering serves two main purposes. The generation of effects new fundamental knowledge is a primary function. Of equal importance is the education of graduate students who Narendra Ahuja participate in research and contribute to the advancement Computer vision, robotics, image processing, sensors, of knowledge through their thesis research. The research pattern recognition, virtual environments, intelligent programs described here provide facilities and support for interfaces graduate students and enable them to pursue their advanced study. Jont Allen Another important function of research is the Speech recognition based on the articulation index and continuing development of the faculty members. A aspects of information theory, bioacoustics, circuits, forward-looking undergraduate program depends upon the communications, electromagnetics, signal and image existence of a strong graduate program and the presence of processing excellent faculty members
    [Show full text]
  • Introduction to System IC Design Flow
    Introduction to System IC and Design Flow Outline System-on-a-Chip (SoC) Trend SoC Integration & Challenge System-in-a-Package (SIP) IC Industry and Chip Production Flow System IC Design Flow Chip Debugging Tools and Reliability Issues 2 SoC Concept Analog Memory PCB ASIC CPU Chip System on a Board Analog IP Memory IP Chip IP IP CPU System on a Chip 3 Soc Advantages Minimize System Cost PCB, passive components Assembling Testing Compact System Size Board layout vs. chip layout Reduce System Power Consumption I/O, passive components, current levels Increase System Performance Interconnecting delay High speed parallel bus 4 Years 2002 – 2008 Worldwide Communication SoC Market Values Unit: Million U.S. Dollars Product 2002 2003 2004 2005 2006 2007 2008 Digital Cellular 7,480 9,463 12,560 15,210 15,855 17,202 19,013 LAN Wireless 138 333 492 662 777 938 1,134 Mobile Infrastructure 325 344 418 537 511 479 481 Other Mobile Comms. 378 520 673 859 1,077 1,215 1,440 LAN 140 184 248 316 348 392 446 Premises and CO Line Card 167 161 188 201 199 204 219 Broadband Remote Access 918 1,313 1,617 1,793 1,717 1,837 1,978 Public Infrastructure 304 360 481 607 667 810 934 Other Wired Comms. 428 568 811 1,128 1,175 1,365 1,515 Total Communications 10,278 13,246 17,488 21,313 22,326 24,442 27,160 Source: Dataquest (2004/06) 5 Example1: Siemens C35i Phone 13 1. Infineon E-GOLD PMB2851E, GSM Baseband controller and DSP.
    [Show full text]
  • Fpga Hardware
    L2: FPGA HARDWARE 18-545: ADVANCED DIGITAL DESIGN PROJECT FALL 2011 BILL NACE Administrivia Team assignments are done Lab 1 is due Monday Project Proposals happen on Monday Reading Assignment #1 due today 13/14 students got it in to Blackboard on time David's attempt didn't get saved (?) Submit a PDF, don't fill in the web form 18-545: FALL 2011 2 Game Plan Overview Why use FPGAs? FPGA Internals Caveat: I will use Xilinx specific terminology since that’s the FPGA company you will be using. Beware that other companies use different terms 18-545: FALL 2011 3 FPGA Overview Field Programmable Gate Array Array of generic logic gates Gates where logic function can be programmed Programmable interconnection between gates Fielded systems can be programmed i.e. post-fabrication Xilinx Virtex-5 FPGA 18-545: FALL 2011 5 Design Platform Virtex-5 Development System Xilinx XC5VLX110T FPGA 17280 slices of CLB goodness 256MB DDR2 (SODIMM) DVI Video port VGA port is for input 10/100/1000 Ethernet port Audio Codec (AC97) USB2 port 16x2 LCD, RS-232 Compact Flash card slot Expansion connectors 18-545: FALL 2011 6 Game Plan Overview Why use FPGAs? FPGA Internals 18-545: FALL 2011 7 Why use FPGAs? System designers have a Goldilocks problem Off-the-shelf parts are not efficient enough Custom ASICs cost too much Need a “just right” solution ASIC Design Difficult to design Large and complex Issues in advanced processes Interconnect delay Device leakage Power density constraints Expensive to design / fabricate Mask set costs Non-recurring engineering costs Need a high-volume, high-profit market to justify costs! Energy Efficiency (MOPS/mW) Area Efficiency (MOPS/mm2) 10000 1000 Microprocessors 100 10 1 0.1 DSPs ASICs 0.01 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Efficiency View An efficiency gap exists between ASICs and CPUs N.
    [Show full text]
  • Integrated Circuit Package Types
    APPENDIX C Integrated Circuit Package Types Overview With the ever-increasing levels of integration, packing more circuitry into ever smaller packages, electronic systems now rely on semiconductor devices. Anything from a few circuit components (transistors, resistors, and capacitors) to complete computer systems can be placed on a single silicon die. An integrated circuit is a package containing a single silicon (silicon germanium for RF circuits, or gallium arsenide for microwave frequency circuits) that forms either part of a larger electronic circuit or system or is a complete electronic system in its own right. When the IC forms a complete electronic system, it is commonly referred to as a system on a chip (SoC). Modern communications ICs are SoC designs. An extension to the IC is the multichip module (MCM), which contains multiple dies; for example, when sensors and circuits are to be housed in a single package but which cannot be fabricated on a single die. Originally referred to as a hybrid circuit, the MCM consists of two or more ICs and passive components on a common circuit base that are interconnected by conductors fabricated within that base. The MCM helps with size reduction problem and helps alleviate signal degradation. An extension to the MCM is the system in a package (SiP), on which devices are stacked vertically. Wire bonding to the substrate is common. An extension to the SiP is the package on a package (PoP). www.newnespress.com 2 Appendix C IC Package Types The package that the IC uses is either a through-hole package or a surface mount package, made of either plastic or ceramic.
    [Show full text]
  • 3-D Packaging: a Technology Review
    3-D Packaging: A Technology Review R. Wayne Johnson Auburn University 162 Broun Hall/ECE Dept. Auburn, AL 36849 334-844-1880 [email protected] Mark Strickland NASA/MSFC Huntsville, AL David Gerke NASA/JPL Pasadena, CA June 23, 2005 3-D PACKAGING A TECHNOLOGY REVIEW Table of Contents 2 INTRODUCTION 3 Package Stacking 8 Benefits of Package Stacking 14 Limitations of Package Stacking 14 Reliability 15 Technology Readiness Level Assessment 17 Die Stacking 17 Benefits of Die Stacking 33 Limitations of Die Stacking 34 Reliability 35 Technology Readiness Level Assessment 36 3-D Multichip Modules 37 Benefits of 3-D Multichip Modules 54 Limitations of 3-D Multichip Modules 54 Reliability 54 Technology Readiness Level Assessment 55 Wafer Stacking 56 Benefits of Wafer Stacking 60 Limitations of Wafer Stacking 60 Technology Readiness Level Assessment 63 Conclusions and Recommendations 64 References 65 2 3-D Packaging A Technology Review Introduction Traditional electronics are assembled as a planar arrangement of components on a printed circuit board (PCB) or other type of substrate. These planar assemblies may then be ‘plugged’ into a motherboard or card cage creating a ‘volume’ of electronics. This architecture is common in many military and space electronic systems as well as large computer and telecommunications systems and industrial electronics. The individual PCB assemblies can be replaced if defective or for system upgrade. Some applications are constrained by the volume or the shape of the system and are not compatible with the motherboard or card cage architecture. Examples include missiles, camcorders, and digital cameras. In these systems, planar rigid-flex substrates are folded to create complex 3-D shapes.
    [Show full text]
  • 2011 IEEE Annual Report | 2011 Highlights | 3
    Excellence Collaboration Innovation Global Influence Humanity IEEE ANNUAL REPORT 2 011 Innovative Solutions Through Global Collaboration Sustainability Communication Solutions Leadership Advancement Interdisciplinary Technology Research Development One Voice While the world benefits from what is new, IEEE is focused on what is next. TABLE of CONTENTS IEEE Annual Report Features 12 Life Sciences Pursuing Tomorrow’s Solutions IEEE portal launches as the premier global resource for life science technologies, information, and activities. Who We Are 07 A global overview of who we are. Serving Society IEEE fulfilled its mission of advancing technology for 20 09 humanity throughout 2011. Education Young Women Introduced to Engineering Mothers, daughters, and their teachers Serving Members were inspired to consider careers IEEE surpasses 415,000 members and continues to in technology through robotics and 25 expand globally. engineering workshops. Products & Services IEEE expands its role as leading source of high-quality 37 technical publications and conferences. Awards & Honors IEEE pays tribute to technologists whose achievements 32 45 have made a lasting impact on humanity. Student Showcase Students Provide Remote Healthcare Solution Brazil team named IEEE Student Financials Humanitarian Supreme with real-time 61 An overview of IEEE 2011 financials. e-health solution. 2011 Highlights January > EngineeringforChange.org debuted with the launch of an online platform designed to enable technical professionals to collaborate on solutions for humanitarian and developmental challenges. February > Interactive IEEE exhibit opened at B.M. Birla Science Centre in Hyderabad, India. > Three IEEE Milestones in Electrical Engineering and Computing dedicated–First Mercury Spacecraft, SPICE Circuit Simulation Program, Eel River High Voltage Direct Current Converter Station.
    [Show full text]
  • For Your System in a Package
    Unify ASICs for your System in a Package with TEKMOS Introducing Unify ASICs Applications for System in a Package are driven by the requirements of space, power, and development time. The total solution needs to be small. It typically runs off of a battery. And it needs a quick time-to-market. The major semiconductor suppliers have developed a number of cost effective blocks that can meet 90% of the requirements of an application. It is the last 10% that is the problem. Developers typically face two approaches for the last 10%. You can build what you need out of discrete components. This is inexpensive, but Picture of Stacked Die. requires a lot of board space. Or you can take a SOC (System on a Chip) approach. This will work, BGA packages, die can be stacked side by side as but can be very expensive, since the presence of well as on top of each other. And in some cases, we wireless interfaces and ARM processors requires can also include components that we cannot put on advanced processing to accommodate the diverse the ASIC such as large capacitors, and crystals. No requirements of diverse technologies as well as matter what package we use, the customer wins by expensive NREs. And such solutions require more having a single, highly integrated device for their development time because of the chip complexity. system. Tekmos has a third approach. We create a cost Technology effective ASIC using an appropriate technology to It is a fact that the NRE costs roughly double for implement the missing 10%.
    [Show full text]
  • Pfesip EP-1 Configurable IC Card Reader/Writer Engine PF
    To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding. Renesas Electronics website: http://www.renesas.com April 1st, 2010 Renesas Electronics Corporation Issued by: Renesas Electronics Corporation (http://www.renesas.com) Send any inquiries to http://www.renesas.com/inquiry. Notice 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website. 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples.
    [Show full text]
  • Trends in Assembling of Advanced IC Packages Ryszard Kisiel and Zbigniew Szczepański
    Invited paper Trends in assembling of advanced IC packages Ryszard Kisiel and Zbigniew Szczepa«ski Abstract|In the paper, an overview of the current trends ical area occupancy on the PCB, about three times com- in the development of advanced IC packages will be pre- pared to QFP for this I/O range. Shorter connections of- sented. It will be shown how switching from peripheral fered by CSP reduce parasitic inductance and capacitance. packages (DIP, QFP) to array packages (BGA, CSP) and multichip packages (SiP, MCM) affects the assembly pro- Table 2 cesses of IC and performance of electronic systems. The Comparison of key features of various packages [2] progress in bonding technologies for semiconductor packages will be presented too. The idea of wire bonding, flip chip Feature QFP BGA CSP and TAB assembly will be shown together with the bound- I/O 208 225 313 aries imposed by materials and technology. The construction Pitch [mm] 0.5 1.27 0.5 of SiP packages will be explained in more detail. The paper Footprint [mm2] 785 670 252 addresses also the latest solutions in MCM packages. Height [mm] 3.37 2.3 0.8 Keywords| IC packages, SiP, wire bonding, TAB, flip chip. Package to die ratio 8 7 1 Inductance [nH] 6.7 1.3 { 5.5 0.5 { 2.1 Capacitance [pF] 0.5 { 1 0.4 { 2.4 0.05 { 0.2 1. Introduction Compared to leaded packages such as QFPs, BGA and CSP The development of the electronics industry is dominated packages are expensive. The cost is about twice as high, by communication products, which are characterised by but when cost per I/O is taken into account the prices be- rapid market introduction and fast mass-manufacturing ca- come almost the same.
    [Show full text]
  • 実装WG「先端パッケージ技術 －More Than Mooreを実現するsip技術
    STRJワークショップ2008 (2009.03.06) 実装WG 先端パッケージ技術 More than Mooreを実現するSiP技術 （社）電子情報技術産業協会 半導体部会 半導体技術委員会 半導体技術ロードマップ専門委員会 ＷＧ７／春田 亮（ルネサステクノロジ） STRJ WS: March 6, 2009, WG7 A&P 1 用語集 BG : Back Grinding BGA : Ball Grid Array Package COC : Chip on Chip CSP : Chip Size Package/Chip Scale Package FC : Flip Chip ITRS : International Technology Roadmap for Semiconductors KGD : Known Good Die MMC : Multi Media Card SEAJ : Semiconductor Equipment Association of Japan SiP : System in a Package SSD : Solid State Drive TSV : Through Silicon Via WB : Wire Bonding STRJ WS: March 6, 2009, WG7 A&P 2 目次 １．はじめに ２．最新のSiP技術 ３．SiP組立技術の動向 ４．まとめ STRJ WS: March 6, 2009, WG7 A&P 3 2008年度 WG7 メンバ リーダ ： 春田 亮（ルネサス） サブリーダ ： 中島 宏文（NECエレ） 国際対応委員 ： 宇都宮 久修（ＩＣＴ）、中島 兼務 委員 ： 吉田 英治（富士通）、松浦 雅夫（ソニー）、 木村 通孝（ルネサス）、大内 伸仁（OKI）、 春口 秀哉（シャープ）、上田 茂幸（ローム)、 大塚 雅司（東芝）、杉崎 吉昭（東芝）、 臼井 良輔（三洋）、春日 壽夫（NECエレ）、 高田 隆（松下）、大槻 哲也（エプソン）、 特別委員 ： 久保 貴則（京セラ）、 林 智雄（SEAJ；東京精密）、 横田 寛（SEAJ；住友重機械工業）、 喜多村 章司（SEAJ；キヤノンマシナリ） STRJ WS: March 6, 2009, WG7 A&P 4 LSIパッケージの開発動向 第1次革命 第2次革命 第3次革命 第4次革命？ (３次元実装) (光実装) (MEMS) (挿入型→表面実装型) (周辺配置→ｴﾘｱｱﾚｲ) (Wafer Level Packaging) (異種接合) IC nce IC （実装面積） （実装面積） rma Perfo Wireless Interconnect T-BGA High Si-Interposer TCP Optical Interconnect FC-BGA POP P-BGA(WB) SiP TSV Die Stacking QFP ost Performance QFJ C Mounted Area Area Mounted Mounted FBGA Stacked SiP 3D-Bare Lo w Cost / Handhe DIP SOJ SOP ld MEMS Devices WL-CSP KGDベアチップ 1980 1990 2000 2010 2020 STRJ WS: March 6, 2009, WG7 A&P 5 Biochips Sensors Actuators HV Power Interactingand environment with people 2005 edition More than Moore:Passives Diversification Non-digital(SiP) content System-in-package More Moore vs.
    [Show full text]
  • Key Words for Sip White Paper
    SiP White Paper V9.0 The next Step in Assembly and Packaging: System Level Integration in the package (SiP) Our intent is that this paper will be a living document that is kept up to date as System in Package progresses and the technology evolves. We would like to ask the readers to send any suggestions and/or corrections to [email protected]. This will assist us in keeping the document up to date and accurate so that it can be a continuing reference to the state of the art in SiP and a guide to developments critical to meeting future market requirements. Page 1 SiP White Paper V9.0 Table of Contents 1. Executive Summary .................................................................................................. 5 Background .................................................................................................................. 6 Definition of SiP ........................................................................................................... 8 Level Structures ........................................................................................................... 8 SiP vs. SoC Comparison ............................................................................................. 11 Market Trends ............................................................................................................ 12 2. System Level Requirements for SiP ....................................................................... 13 2.1 General Requirements ...................................................................................
    [Show full text]