DOCSLIB.ORG

Integrated Circuit Test Engineering Iana.Grout Integrated Circuit Test Engineering Modern Techniques

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Integrated Circuit Test Engineering Iana.Grout Integrated Circuit Test Engineering Modern Techniques Integrated Circuit Test Engineering IanA.Grout Integrated Circuit Test Engineering Modern Techniques With 149 Figures 123 Ian A. Grout, PhD Department of Electronic and Computer Engineering University of Limerick Limerick Ireland British Library Cataloguing in Publication Data Grout, Ian Integrated circuit test engineering: modern techniques 1. Integrated circuits - Verification I. Title 621.3’81548 ISBN-10: 1846280230 Library of Congress Control Number: 2005929631 ISBN-10: 1-84628-023-0 e-ISBN: 1-84628-173-3 Printed on acid-free paper ISBN-13: 978-1-84628-023-8 © Springer-Verlag London Limited 2006 HSPICE® is the registered trademark of Synopsys, Inc., 700 East Middlefield Road, Mountain View, CA 94043, U.S.A. http://www.synopsys.com/home.html MATLAB® is the registered trademark of The MathWorks, Inc., 3 Apple Hill Drive Natick, MA 01760- 2098, U.S.A. http://www.mathworks.com Verifault-XL®, Verilog® and PSpice® are registered trademarks of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134, U.S.A. http://www.cadence.com/index.aspx T-Spice™ is the trademark of Tanner Research, Inc., 2650 East Foothill Blvd. Pasadena, CA 91107, U.S.A. http://www.tanner.com/ Apart from any fair dealing for the purposes of research or private study, or criticism or review, as permitted under the Copyright, Designs and Patents Act 1988, this publication may only be reproduced, stored or transmitted, in any form or by any means, with the prior permission in writing of the publishers, or in the case of reprographic reproduction in accordance with the terms of licences issued by the Copyright Licensing Agency. Enquiries concerning reproduction outside those terms should be sent to the publishers. The use of registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant laws and regulations and therefore free for general use. The publisher makes no representation, express or implied, with regard to the accuracy of the infor- mation contained in this book and cannot accept any legal responsibility or liability for any errors or omissions that may be made. Typesetting: Camera ready by author Production: LE-TEXJelonek,Schmidt&VöcklerGbR,Leipzig,Germany Printed in Germany 987654321 Springer Science+Business Media springeronline.com This book is dedicated to Jane. Test A procedure intended to establish the quality, performance or reliability of something, especially before it is taken into widespread use. New Oxford English Dictionary About the Author Ian Grout is a lecturer within the Department of Electronic and Computer Engineering at the University of Limerick, Ireland. He was born in London, UK in 1967, and earned his PhD from Lancaster University in 1994. He has worked within the microelectronics field for several years, in particular Integrated Circuit test research and education. He has been a lecturer at Limerick since 1998. ix Preface The extensive use of electronic products in everyday life has only been made possible with the advent of, and substantial advances in, the field of microelectronic circuit engineering. The types of microelectronic circuits that can be developed today provide for a complex circuit behaviour within a physically small package. The advent of high-value, high-functionality portable electronic systems such as the laptop computer, mobile phone and Personal Digital Assistant (PDA), are testament to this. Since the successful demonstration of the transistor back in 1947 by Bardeen, Brattain, and Shockley at Bell Laboratories (USA), in just over half a century the ability to create microelectronic circuits containing tens of millions of transistors is a remarkable statement of achievement. The trend towards increases in design complexity and speed of operation, coupled with the need for improvements in the engineering processes utilised in order further to reduce product costs, is leading to improvements in all aspects of device design, fabrication and test. It is the field of test engineering that this book aims to identify and discuss. With the increased demands placed on test engineering activities within the electronic, and in particular microelectronic, circuit and system development and production (manufacturing) environments, the need to consider the importance of developing the right circuit/system test procedure is critical to the commercial success of a developed product. Test and evaluation activities provide an essential input to the product development at a range of stages within a product development cycle in that they: • Provide insight into a design development activity from concept through to implementation in order to ensure that the design can be adequately tested once it has been manufactured/fabricated. • Ensure devices that contain circuit faults due to problems with either the design or fabrication are not perceived as “good devices”. xi xii Preface • Provide the means to evaluate the operation of the design over a range of operating conditions that may be encountered in a final application. • Determine and guarantee the operating specifications that will be required by the end-user. • Allow for failures to be identified and the causes of the failures to be fed- back to design and fabrication for appropriate corrective action to be undertaken in order to eliminate the sources of the identified failures, and reduce the risk of faulty devices being passed onto the customer. The important role of test engineering is now widely acknowledged, such that the test procedure (program) development process is now considered of equal importance to that of design. Test requirements, once seen in many cases as an afterthought and considered only once a design had been generated, are now in many cases a prerequisite to the design activity, and test is now an active process from design concept identification and specification through to high-volume fabrication of the final product. This is due to a number of factors including the: • Rapid increase in design complexity, particularly for digital systems (more functionality per mm2 of silicon area). • Utilisation of new fabrication processes (reduced geometries allowing for the creation of smaller devices but which may suffer from fabrication process variation problems leading to new device failure modes and an increase in the fabricated device parameter variability). • Increase in design performance (higher operating frequencies, greater demands on design specifications). • Need for more competitive products (the customer receiving devices with superior performance at lower cost, given the availability of a greater number of suppliers of the necessary technology). • Need to test the operation of the fabricated device in a cost-effective manner with the available test equipment, without the requirement to acquire and utilise prohibitively high-cost test equipment. • Need to enable the device to run self-test algorithms once in the final application using additional circuitry built into the design (BIST: Built-In Self-Test), and for this type of self-test to be independent of external circuitry. Over the last few years, the evolution of test has brought it closer to design, bridging the “traditional” gap between design and test. Here, where once the design and test activities were separate and distant in many aspects ranging from the ultimate “end product” to the terminology used, the gap has been bridged with Preface xiii a unified “Design for Testability” (DfT) – sometimes referred to as “Design for Test” - approach. Specialist engineers in design and test are supported with a more generalist DfT engineer providing the ability to bridge the gap, but not necessarily required to be a specialist in either field – the need for specialists is based on the need for in-depth knowledge of specific design and test issues, roles which a single person could not realistically be expected to undertake. The gap between design and test expertise, leading to potential problems in a product development process, is being replaced with this “Design for Testability” (DfT) link, providing the bridge between the experts. This is coupled with the traditional boundary between digital and analogue electronic circuits, a nice and neat separation of behaviour into logic and voltage/current for design and analysis purposes, being eroded by the requirements for true mixed-signal device operation. Digital, analogue and mixed- signal DfT for devices ranging from a single operational amplifier through to the latest generation microprocessor is a complex task requiring substantial knowledge of design, test and the implications of both aspects on the other. The purpose of this book is to discuss the range of requirements placed on the test engineering activities and the test engineer within the rapidly changing microelectronic circuit engineering environment, and to identify the methods available to solving a range of test problem scenarios. The book is presented as follows: Chapter 1 provides an introduction to the role of test within the electronic/microelectronic engineering environment and highlights a number of key trends. The trends in test are highlighted, along with an overview of key actions. Chapter 2 provides an overview of the key fabrication processes. Whilst not aimed at being an exhaustive review of the field, it is aimed at identifying key aspects relating to test program development, in particular those relating to process induced circuit failure modes and test program
Load more

Recommended publications
  • Nova College-Wide Course Content Summary Ite 170 - Multimedia Software (3 Cr.)
    Revised 8/2012 NOVA COLLEGE-WIDE COURSE CONTENT SUMMARY ITE 170 - MULTIMEDIA SOFTWARE (3 CR.) Course Description Explores technical fundamentals of creating multimedia projects with related hardware and software. Students will learn to manage resources required for multimedia production and evaluation and techniques for selection of graphics and multimedia software. Lecture 3 hours per week. General Purpose In this course students will learn the concepts, design and implementation of multimedia for the web. Students will create professional websites which incorporate images, sound, video and animation. The materials created will correspond to standards for Web accessibility and copyright issues. Course Prerequisites/Corequisites Prerequisite: ITE 115 Course Objectives Upon completion of this course, the student will be able to: a) Plan and organize a multimedia web site b) Understand the design concepts for creating a multimedia website c) Use a web authoring tool to create a multimedia web site d) Understand the design concepts related to creating and using graphics for the web e) Use graphics software to create and edit images for the web f) Understand the design concepts related to creating and using animation, audio and video for the web g) Use animation software to create and edit animations for the web h) Use software tools to publish and maintain a multimedia web site Major Topics to be Included Plan and organize a multimedia web site User characteristics and their effect upon design considerations Principles of good design
    [Show full text]
  • Image Compression, Comparison Between Discrete Cosine Transform and Fast Fourier Transform and the Problems Associated with DCT
    Image Compression, Comparison between Discrete Cosine Transform and Fast Fourier Transform and the problems associated with DCT Imdad Ali Ismaili 1, Sander Ali Khowaja 2, Waseem Javed Soomro 3 1Institute of Information and Communication Technology, University of Sindh, Jamshoro, Sindh, Pakistan 2Institute of Information and Communication Technology, University of Sindh, Jamshoro, Sindh, Pakistan Abstract - The research article focuses on the Image much higher than the calculations mentioned above; this Compression techniques such as. Discrete Cosine Transform increases the bandwidth requirement of the channel which is (DCT) and Fast Fourier Transform (FFT). These techniques very costly. This is the challenging part for the researchers to are chosen because of their vast use in image processing field, transmit theses digital signals through limited bandwidth JPEG (Joint Photographic Experts Group) is one of the communication channel, most of the times the way is found to examples of compression technique which uses DCT. The overcome this obstacle but sometimes it is impossible to send Research compares the two compression techniques based on these digital signals in its raw form. Though there has been a DCT and FFT and compare their results using MATLAB revolution in the increased capacity and decreased cost of software, Graphical User Interface (GUI). These results are storage over the past years but the requirement of data storage based on two compression techniques with different rates of and data processing applications is growing explosively to out compression i.e. Compression rates are 90%, 60%, 30% and space this achievement.[8] 5%. The technique allows compressing any picture format to JPG format.
    [Show full text]
  • Multicap 9 Schematic Capture User Guide
    Electronics WorkbenchTM Multicap 9 Schematic Capture User Guide TitleShort-Hidden (cross reference text) February 2006 371889A-01 Support Worldwide Technical Support and Product Information ni.com National Instruments Corporate Headquarters 11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100 Worldwide Offices Australia 1800 300 800, Austria 43 0 662 45 79 90 0, Belgium 32 0 2 757 00 20, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 6555 7838, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24, Germany 49 0 89 741 31 30, India 91 80 41190000, Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970, Korea 82 02 3451 3400, Lebanon 961 0 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 0 348 433 466, New Zealand 0800 553 322, Norway 47 0 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 095 783 68 51, Singapore 1800 226 5886, Slovenia 386 3 425 4200, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 02 2377 2222, Thailand 662 278 6777, United Kingdom 44 0 1635 523545 For further support information, refer to the Technical Support Resources and Professional Services page. To comment on National Instruments documentation, refer to the National Instruments Web site at ni.com/info and enter the info code feedback.
    [Show full text]
  • Ultrascale Architecture PCB Design User Guide (UG583)
    UltraScale Architecture PCB Design User Guide UG583 (v1.21) June 3, 2021 Revision History The following table shows the revision history for this document. Date Version Revision 06/03/2021 1.21 Chapter 1: Added Recommended Decoupling Capacitor Quantities for Zynq UltraScale+ Devices in UBVA530 Package. In Table 1-13, added row for 1.0 µF. Chapter 2: Added PCB Routing Guidelines for LPDDR4 Memories in High-Density Interconnect Boards. 02/12/2021 1.20 Chapter 1: Added XCKU19P to Table 1-4. Added XCVU23P-FFVJ1760 to Table 1-5. Added XCVU57P-FSVK2892 to Table 1-7. Added VU57P to Table 1-8. Updated first sentence in VCCINT_VCU Plane Design and Power Delivery. Chapter 2: Updated item 13 in General Memory Routing Guidelines. Updated first paragraph in PCB Guidelines for DDR4 SDRAM (PL and PS). Added Routing Rule Changes for Thicker Printed Circuit Boards. Chapter 3: Added XCZU42DR to Table 3-1. Added paragraph about clock forwarding capability in Gen 3 RFSoC devices to Recommended Clocking Options. Added Table 3-11. Updated Powering RFSoCs with Switch Regulators. Added Power Delivery Network Design for Time Division Duplex. Chapter 4: Added bullet about device without DQS pin to DDR Mode (100 MHz). In SD/SDIO, added note about external pull-up resistor after fifth bullet, and added two bullets about level shifters. Chapter 11: Replaced I/O with I/O/PSIO in Unconnected VCCO Pins. 09/02/2020 1.19 Chapter 1: In Table 1-4, updated packages for XQKU5P and XCVU7P, added row for XCVU23P-VSVA1365, and updated note 3. In Table 1-9, updated packages for XCZU3CG, XCZU6CG, XCZU9CG, XCZU3EG, XCZU6EG, XCZU9EG, and XCZU15EG.
    [Show full text]
  • Understanding Performance Numbers in Integrated Circuit Design Oprecomp Summer School 2019, Perugia Italy 5 September 2019
    Understanding performance numbers in Integrated Circuit Design Oprecomp summer school 2019, Perugia Italy 5 September 2019 Frank K. G¨urkaynak [email protected] Integrated Systems Laboratory Introduction Cost Design Flow Area Speed Area/Speed Trade-offs Power Conclusions 2/74 Who Am I? Born in Istanbul, Turkey Studied and worked at: Istanbul Technical University, Istanbul, Turkey EPFL, Lausanne, Switzerland Worcester Polytechnic Institute, Worcester MA, USA Since 2008: Integrated Systems Laboratory, ETH Zurich Director, Microelectronics Design Center Senior Scientist, group of Prof. Luca Benini Interests: Digital Integrated Circuits Cryptographic Hardware Design Design Flows for Digital Design Processor Design Open Source Hardware Integrated Systems Laboratory Introduction Cost Design Flow Area Speed Area/Speed Trade-offs Power Conclusions 3/74 What Will We Discuss Today? Introduction Cost Structure of Integrated Circuits (ICs) Measuring performance of ICs Why is it difficult? EDA tools should give us a number Area How do people report area? Is that fair? Speed How fast does my circuit actually work? Power These days much more important, but also much harder to get right Integrated Systems Laboratory The performance establishes the solution space Finally the cost sets a limit to what is possible Introduction Cost Design Flow Area Speed Area/Speed Trade-offs Power Conclusions 4/74 System Design Requirements System Requirements Functionality Functionality determines what the system will do Integrated Systems Laboratory Finally the cost sets a limit
    [Show full text]
  • Sensors and Transducers
    Sensors and Transducers Sensors and Transducers Third edition Ian R. Sinclair OXFORD AUCKLAND BOSTON JOHANNESBURG MELBOURNE NEW DELHI Newnes An imprint ofButterworth-Heinemann Linacre House, Jordan Hill, Oxford OX2 8DP 225 Wildwood Avenue, Woburn, MA 01801-2041 A division ofReed Educational a nd Professional Publishing Ltd A member ofthe Reed Elsevier plc group First published by BSP Professional Books 1988 Reprinted by Butterworth-Heinemann 1991 Second edition published by Butterworth-Heinemann 1992 Third edition 2001 # I. R. Sinclair 1988, 1992, 2001 All rights reserved. No part ofthis publication may be reproduced in any material form (including photocopying or storing in any medium by electronic means and whether or not transiently or incidentally to some other use ofthis publication) without the written permission ofthe copyright holder except in accordance with the provisions ofthe Copyright, Designs and Patents Act 1988 or under the terms ofa licence issued by the Copyright Licensing Agency Ltd, 90 Tottenham Court Road, London, England W1P 9HE. Applications for the copyright holder's written permission to reproduce any part ofthis publication should be addressed to the publishers British Library Cataloguing in Publication Data A catalogue record for this book is available from the British Library ISBN0750649321 Typeset by David Gregson Associates, Beccles, Su¡olk Printed and bound in Great Britain Contents Preface to Third Edition vii Preface to First Edition ix Introduction xi 1 Strain and pressure 1 2 Position, direction, distance
    [Show full text]
  • A Compendium of Electronic Organ Technology
    A COMPENDIUM OF ELECTRONIC ORGAN TECHNOLOGY Volume 1: Analogue Organs by C E Pykett A COMPENDIUM OF ELECTRONIC ORGAN TECHNOLOGY Volume 1: Analogue Organs by C E Pykett PhD FInstP Considerable care has been exercised in the preparation of this volume. However the author cannot accept responsibility for any consequences howsoever they may arise. Readers are cautioned against attempting to construct or use electronic equipment which involves mains voltages unless they are fully conversant with the health and safety aspects involved. First edition October 2001 Version 1.5 (January 2003) ACKNOWLEDGMENT Thanks are due to Dr A D Ryder for permission to reproduce the circuit of his CFP oscillator which first appeared in the Electronic Organ Magazine COPYRIGHT This document may not be copied in whole or in part without permission from the author. © Copyright. C E Pykett 2003 ii CONTENTS Foreword v Chapter 1. Analogue Organs 1 Chapter 2. A Divider Organ - 5 Top Octave Generators for the Swell Department Chapter 3. Swell Keying Circuits 13 Chapter 4. Top Octave Generators and Keying for the 21 Great and Pedal Departments Chapter 5. Tone Forming Filters 25 Chapter 6. Output Channels, Amplifiers, Loudspeakers, 51 Phase Shifters and Swell Pedals Chapter 7. Key Contacts and Couplers 57 Chapter 8. Free Phase Organs 59 Chapter 9. Free Phase Oscillators 63 Chapter 10. Tone Forming for CFP Oscillators 71 Chapter 11. Free Phase Organ Miscellaneous Topics 73 Diagrams 75 Appendix 1. The reproduction of very low frequencies 109 Appendix 2. Phase shift vibrato and chorus 121 Appendix 3. A multichannel chorus processor 125 Appendix 4.
    [Show full text]
  • Chap01: Computer Abstractions and Technology
    CHAPTER 1 Computer Abstractions and Technology 1.1 Introduction 3 1.2 Eight Great Ideas in Computer Architecture 11 1.3 Below Your Program 13 1.4 Under the Covers 16 1.5 Technologies for Building Processors and Memory 24 1.6 Performance 28 1.7 The Power Wall 40 1.8 The Sea Change: The Switch from Uniprocessors to Multiprocessors 43 1.9 Real Stuff: Benchmarking the Intel Core i7 46 1.10 Fallacies and Pitfalls 49 1.11 Concluding Remarks 52 1.12 Historical Perspective and Further Reading 54 1.13 Exercises 54 CMPS290 Class Notes (Chap01) Page 1 / 24 by Kuo-pao Yang 1.1 Introduction 3 Modern computer technology requires professionals of every computing specialty to understand both hardware and software. Classes of Computing Applications and Their Characteristics Personal computers o A computer designed for use by an individual, usually incorporating a graphics display, a keyboard, and a mouse. o Personal computers emphasize delivery of good performance to single users at low cost and usually execute third-party software. o This class of computing drove the evolution of many computing technologies, which is only about 35 years old! Server computers o A computer used for running larger programs for multiple users, often simultaneously, and typically accessed only via a network. o Servers are built from the same basic technology as desktop computers, but provide for greater computing, storage, and input/output capacity. Supercomputers o A class of computers with the highest performance and cost o Supercomputers consist of tens of thousands of processors and many terabytes of memory, and cost tens to hundreds of millions of dollars.
    [Show full text]
  • Vlsi Research Inc
    FOR IMMEDIATE RELEASE VLSI RESEARCH INC 2007 VLSI Research Inc 10 BEST Awards for Test, Material Handling, and Assembly Equipment - Inovys, SUSS MicroTec, and Orthoydne achieve highest rankings Santa Clara, CA - June 18, 2007 - VLSI Research Inc is pleased to announce the winners of the coveted 2007 10 BEST suppliers for Test Equipment, Material Handling Equipment, and Assembly Equipment. Rankings are based on surveys returned from customers who represent 95% of the world’s total semiconductor market. Customers rated Inovys, SUSS MicroTec, and Orthodyne as the #1 supplier in each of their respective categories. A special mention of Orthodyne and Kulicke & Soffa is warranted since they achieved an average higher than 8.0 in the extremely competitive Assembly segment. In fact, the spread between first and tenth in the Assembly segment is only 0.73 points, compared to well over 1 point in most other 10 BEST lists. 2007 10 BEST TEST EQUIPMENT Overall Rank Company † Rating 1 Inovys Corporation 7.98 2 Nextest Systems Corporation 7.90 3 Advantest 7.49 4 LTX Corporation 7.48 5 Teradyne, Inc. 7.28 6 Verigy 6.94 7 Credence Systems Corporation 6.92 8 Yokogawa Electric Corporation 6.85 9 Eagle Test Systems, Inc. 6.78 10 FEI Company 6.71 2007 10 BEST 2007 10 BEST MATERIAL HANDLING EQUIPMENT ASSEMBLY EQUIPMENT Overall Overall Rank Company † Rank Company † Rating Rating 1 SUSS MicroTec 7.97 1 Orthodyne Electronics 8.36 2 Cascade Microtech, Inc. 7.63 2 Kulicke & Soffa Industries, Inc. 8.02 3 ACCRETECH-Tokyo Seimitsu Co., Ltd 7.63 3 ACCRETECH-Tokyo Seimitsu Co., Ltd 7.95 4 Advantest 7.48 4 HANMI Semiconductor 7.93 5 Seiko Epson Corporation 7.42 5 ICOS Vision Systems 7.93 6 Rasco GmbH 7.29 6 Advanced Dicing Technologies 7.76 7 Tokyo Electron Limited 7.21 7 Dage Precision Industries Ltd 7.73 8 Multitest 7.18 8 Asymtek, a Nordson company 7.72 9 Electroglas, Inc.
    [Show full text]
  • MOSFET Operation Lecture Outline
    97.398*, Physical Electronics, Lecture 21 MOSFET Operation Lecture Outline • Last lecture examined the MOSFET structure and required processing steps • Now move on to basic MOSFET operation, some of which may be familiar • First consider drift, the movement of carriers due to an electric field – this is the basic conduction mechanism in the MOSFET • Then review basic regions of operation and charge mechanisms in MOSFET operation 97.398*, Physical Electronics: David J. Walkey Page 2 MOSFET Operation (21) Drift • The movement of charged particles under the influence of an electric field is termed drift • The current density due to conduction by drift can be written in terms of the electron and hole velocities vn and vp (cm/sec) as =+ J qnvnp qpv • This relationship is general in that it merely accounts for particles passing a certain point with a given velocity 97.398*, Physical Electronics: David J. Walkey Page 3 MOSFET Operation (21) Mobility and Velocity Saturation • At low values of electric field E, the carrier velocity is proportional to E -the proportionality constant is the mobility µ • At low fields, the current density can therefore be written Jqn= µ qpµ !nE+!p E v n v p • At high E, scattering limits the velocity to a maximum value and the relationship above no longer holds - this is termed velocity saturation 97.398*, Physical Electronics: David J. Walkey Page 4 MOSFET Operation (21) Factors Influencing Mobility • The value of mobility (velocity per unit electric field) is influenced by several factors – The mechanisms of conduction through the valence and conduction bands are different, and so the mobilities associated with electrons and holes are different.
    [Show full text]
  • Bremner, Duncan James (2015) 25 Years of Network Access Technologies: from Voice to Internet; the Changing Face of Telecommunications
    Bremner, Duncan James (2015) 25 years of network access technologies: from voice to internet; the changing face of telecommunications. PhD thesis. http://theses.gla.ac.uk/6670/ Copyright and moral rights for this thesis are retained by the author A copy can be downloaded for personal non-commercial research or study, without prior permission or charge This thesis cannot be reproduced or quoted extensively from without first obtaining permission in writing from the Author The content must not be changed in any way or sold commercially in any format or medium without the formal permission of the Author When referring to this work, full bibliographic details including the author, title, awarding institution and date of the thesis must be given. Glasgow Theses Service http://theses.gla.ac.uk/ [email protected] 25 years of Network Access Technologies: From Voice to Internet; the changing face of telecommunications Duncan James Bremner A Thesis submitted to School of Engineering College of Science and Engineering University of Glasgow in fulfilment of the requirements for the Degree of Doctor of Philosophy by published work May 2015 Abstract This work contributes to knowledge in the field of semiconductor system architectures, circuit design and implementation, and communications protocols. The work starts by describing the challenges of interfacing legacy analogue subscriber loops to an electronic circuit contained within the Central Office (Telephone Exchange) building. It then moves on to describe the globalisation of the telecom network, the demand for software programmable devices to enable system customisation cost effectively, and the creation of circuit and system blocks to realise this.
    [Show full text]
  • FLEX 10K Embedded Programmable Logic Family Data Sheet
    FLEX 10K ® Embedded Programmable Logic Family October 1998, ver. 3.13 Data Sheet Features... ■ The industryÕs first embedded programmable logic device (PLD) family, providing system integration in a single device Ð Embedded array for implementing megafunctions, such as efficient memory and specialized logic functions Ð Logic array for general logic functions ■ High density Ð 10,000 to 250,000 typical gates (see Tables 1 and 2) Ð Up to 40,960 RAM bits; 2,048 bits per embedded array block (EAB), all of which can be used without reducing logic capacity ■ System-level features Ð MultiVoltª I/O interface support Ð 5.0-V tolerant input pins in FLEX¨ 10KA devices Ð Low power consumption (typical specification less than 0.5 mA in standby mode for most devices) Ð FLEX 10K and FLEX 10KA devices support peripheral component interconnect Special Interest GroupÕs (PCI-SIG) PCI Local Bus Specification, Revision 2.1 Ð FLEX 10KA devices include pull-up clamping diode, selectable on a pin-by-pin basis for 3.3-V PCI compliance Ð Select FLEX 10KA devices support 5.0-V PCI buses with eight or fewer loads Ð Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990, available without consuming any device logic Table 1. FLEX 10K Device Features Feature EPF10K10 EPF10K20 EPF10K30 EPF10K40 EPF10K50 EPF10K10A EPF10K30A EPF10K50V Typical gates (logic and RAM), 10,000 20,000 30,000 40,000 50,000 Note (1) Usable gates 7,000 to 15,000 to 22,000 to 29,000 to 36,000 to 31,000 63,000 69,000 93,000 116,000 Logic elements (LEs) 576 1,152 1,728 2,304 2,880 Logic array blocks (LABs) 72 144 216 288 360 Embedded array blocks (EABs) 366810 Total RAM bits 6,144 12,288 12,288 16,384 20,480 Maximum user I/O pins 134 189 246 189 310 Altera Corporation 1 A-DS-F10K-03.13 FLEX 10K Embedded Programmable Logic Family Data Sheet Table 2.
    [Show full text]