DOCSLIB.ORG

Z/OS Version 1 Release 3 and 4 Implementation

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Z/OS Version 1 Release 3 and 4 Implementation Front cover z/OS Version 1 Release 3 and 4 Implementation z/OS, z/OS.e, msys for Operations, JES2, JES3, WLM UNIX System Services, zSeries File System, Parallel Sysplex RACF, PKI, LDAP, Crypto, CF duplexing Paul Rogers Luiz Fadel Erik Frederiksen Hirokazu Kakurai Frank Kyne Franco Meroni Henrik Thorsen Yolanda Vivar ibm.com/redbooks International Technical Support Organization z/OS Version 1 Release 3 and 4 Implementation June 2003 SG24-6581-00 Note: Before using this information and the product it supports, read the information in “Notices” on page xiii. First Edition (June 2003) This edition applies to Version 1 Release 3 and Release 4 of z/OS (5694-A01), and to all subsequent releases and modifications until otherwise indicated in new editions. © Copyright International Business Machines Corporation 2003. All rights reserved. Note to U.S. Government Users Restricted Rights -- Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp. Contents Notices . xiii Trademarks . xiv Preface . .xv The team that wrote this redbook. .xv Become a published author . xvii Comments welcome. xvii Chapter 1. z/OS Version 1 Release 3 and 4 overview . 1 1.1 z/OS Version 1 Release 3 and Release 4 BCP . 2 1.1.1 IBM z/OS service policy . 2 1.1.2 Elements and features included in z/OS V1R3. 2 1.1.3 Elements and features removed from z/OS V1R3 . 2 1.1.4 Elements and features removed from z/OS V1R4 . 2 1.2 z/OS V1R3 base control program (BCP) . 3 1.2.1 64-bit architecture . 3 1.2.2 WLM compatibility mode. 3 1.2.3 Access control lists (ACLs) . 4 1.2.4 Automount facility . 4 1.2.5 TSO/E dynamic broadcast data set . 4 1.2.6 Change to parmlib. 5 1.2.7 System Logger attributes . 5 1.2.8 ASID resource relief and monitoring . 6 1.2.9 Page data set protection . 7 1.3 z/OS V1R4 base control program (BCP) . 7 1.3.1 System symbols . 7 1.3.2 Automatic restart management . 7 1.3.3 Changes to parmlib. 8 1.4 Workload Manager . 8 1.4.1 WLM enhancements in z/OS V1R3 at a glance . 8 1.4.2 WLM enhancements in z/OS V1R4 at a glance . 8 1.4.3 Multilevel security . 9 1.5 UNIX System Services (USS) . 9 1.5.1 Shared HFS support for z/OS V1R4 . 10 1.5.2 Syslist support for shared HFS . 10 1.6 Distributed File Service (DFS). 10 1.7 msys for Setup . 11 1.7.1 z/OS V1R4 components . 11 1.8 JES2 Version 1 Release 4 . 12 1.9 JES3 Version 1 Release 4 . 12 1.10 System Display and Search Facility . 13 1.10.1 MEMLIMIT column on SDSF DA Display . 13 1.11 Communication server . 13 1.11.1 Sysplex-wide dynamic VIPA . 14 1.12 Firewall Technologies . 14 1.13 LDAP Server . 14 1.14 Network Authentication Service . 14 1.15 Open Cryptographic Enhanced Plug-ins (OCEP) . 15 1.16 RACF . 15 © Copyright IBM Corp. 2003 iii 1.17 Enterprise Identity Mapping (EIM). 15 1.18 z/OS.e . 15 1.18.1 Installing z/OS.e . 16 1.18.2 z/OS and z/OS.e differences . 16 1.18.3 Differences in element, features, and functions to z/OS . 18 1.18.4 New e-business workloads supported by z/OS.e (and z/OS) . 19 1.18.5 Required parmlib customization for z/OS.e. 19 1.18.6 LPAR update. 19 1.18.7 z/OS.e Web site . 19 Chapter 2. Installation of z/OS Version 1 Release 3 and 4 . 21 2.1 Processor requirements . 22 2.1.1 z.OS.e and z.OS release cycle synchronization . 23 2.1.2 z/OS.e V1R3 and V1R4 MSU capacity. 23 2.2 DASD space requirements . 23 2.3 ServerPac installation changes for z/OS V1R4. 25 2.3.1 RESTFS job . 25 2.3.2 Select JES at install . 26 2.3.3 Master catalog flag . 26 2.3.4 Restructured ALLOCDS job . 26 2.3.5 msys for Operations support. 26 2.4 Coexistence, migration, fallback policy . 27 2.4.1 z/OS V1R4 coexistence . 27 2.4.2 Rolling IPLs. 28 2.4.3 Fallback. 28 2.4.4 JES3 coexistence . ..
Load more

Recommended publications
  • 18-447 Computer Architecture Lecture 6: Multi-Cycle and Microprogrammed Microarchitectures
    18-447 Computer Architecture Lecture 6: Multi-Cycle and Microprogrammed Microarchitectures Prof. Onur Mutlu Carnegie Mellon University Spring 2015, 1/28/2015 Agenda for Today & Next Few Lectures n Single-cycle Microarchitectures n Multi-cycle and Microprogrammed Microarchitectures n Pipelining n Issues in Pipelining: Control & Data Dependence Handling, State Maintenance and Recovery, … n Out-of-Order Execution n Issues in OoO Execution: Load-Store Handling, … 2 Reminder on Assignments n Lab 2 due next Friday (Feb 6) q Start early! n HW 1 due today n HW 2 out n Remember that all is for your benefit q Homeworks, especially so q All assignments can take time, but the goal is for you to learn very well 3 Lab 1 Grades 25 20 15 10 5 Number of Students 0 30 40 50 60 70 80 90 100 n Mean: 88.0 n Median: 96.0 n Standard Deviation: 16.9 4 Extra Credit for Lab Assignment 2 n Complete your normal (single-cycle) implementation first, and get it checked off in lab. n Then, implement the MIPS core using a microcoded approach similar to what we will discuss in class. n We are not specifying any particular details of the microcode format or the microarchitecture; you can be creative. n For the extra credit, the microcoded implementation should execute the same programs that your ordinary implementation does, and you should demo it by the normal lab deadline. n You will get maximum 4% of course grade n Document what you have done and demonstrate well 5 Readings for Today n P&P, Revised Appendix C q Microarchitecture of the LC-3b q Appendix A (LC-3b ISA) will be useful in following this n P&H, Appendix D q Mapping Control to Hardware n Optional q Maurice Wilkes, “The Best Way to Design an Automatic Calculating Machine,” Manchester Univ.
    [Show full text]
  • A 4.7 Million-Transistor CISC Microprocessor
    Auriga2: A 4.7 Million-Transistor CISC Microprocessor J.P. Tual, M. Thill, C. Bernard, H.N. Nguyen F. Mottini, M. Moreau, P. Vallet Hardware Development Paris & Angers BULL S.A. 78340 Les Clayes-sous-Bois, FRANCE Tel: (+33)-1-30-80-7304 Fax: (+33)-1-30-80-7163 Mail: [email protected] Abstract- With the introduction of the high range version of parallel multi-processor architecture. It is used in a family of the DPS7000 mainframe family, Bull is providing a processor systems able to handle up to 24 such microprocessors, which integrates the DPS7000 CPU and first level of cache on capable to support 10 000 simultaneously connected users. one VLSI chip containing 4.7M transistors and using a 0.5 For the development of this complex circuit, a system level µm, 3Mlayers CMOS technology. This enhanced CPU has design methodology has been put in place, putting high been designed to provide a high integration, high performance emphasis on high-level verification issues. A lot of home- and low cost systems. Up to 24 such processors can be made CAD tools were developed, to meet the stringent integrated in a single system, enabling performance levels in performance/area constraints. In particular, an integrated the range of 850 TPC-A (Oracle) with about 12 000 Logic Synthesis and Formal Verification environment tool simultaneously active connections. The design methodology has been developed, to deal with complex circuitry issues involved massive use of formal verification and symbolic and to enable the designer to shorten the iteration loop layout techniques, enabling to reach first pass right silicon on between logical design and physical implementation of the several foundries.
    [Show full text]
  • Embedded Multi-Core Processing for Networking
    12 Embedded Multi-Core Processing for Networking Theofanis Orphanoudakis University of Peloponnese Tripoli, Greece [email protected] Stylianos Perissakis Intracom Telecom Athens, Greece [email protected] CONTENTS 12.1 Introduction ............................ 400 12.2 Overview of Proposed NPU Architectures ............ 403 12.2.1 Multi-Core Embedded Systems for Multi-Service Broadband Access and Multimedia Home Networks . 403 12.2.2 SoC Integration of Network Components and Examples of Commercial Access NPUs .............. 405 12.2.3 NPU Architectures for Core Network Nodes and High-Speed Networking and Switching ......... 407 12.3 Programmable Packet Processing Engines ............ 412 12.3.1 Parallelism ........................ 413 12.3.2 Multi-Threading Support ................ 418 12.3.3 Specialized Instruction Set Architectures ....... 421 12.4 Address Lookup and Packet Classification Engines ....... 422 12.4.1 Classification Techniques ................ 424 12.4.1.1 Trie-based Algorithms ............ 425 12.4.1.2 Hierarchical Intelligent Cuttings (HiCuts) . 425 12.4.2 Case Studies ....................... 426 12.5 Packet Buffering and Queue Management Engines ....... 431 399 400 Multi-Core Embedded Systems 12.5.1 Performance Issues ................... 433 12.5.1.1 External DRAMMemory Bottlenecks ... 433 12.5.1.2 Evaluation of Queue Management Functions: INTEL IXP1200 Case ................. 434 12.5.2 Design of Specialized Core for Implementation of Queue Management in Hardware ................ 435 12.5.2.1 Optimization Techniques .......... 439 12.5.2.2 Performance Evaluation of Hardware Queue Management Engine ............. 440 12.6 Scheduling Engines ......................... 442 12.6.1 Data Structures in Scheduling Architectures ..... 443 12.6.2 Task Scheduling ..................... 444 12.6.2.1 Load Balancing ................ 445 12.6.3 Traffic Scheduling ...................
    [Show full text]
  • Introduction to Microcoded Implementation of a CPU Architecture
    Introduction to Microcoded Implementation of a CPU Architecture N.S. Matloff, revised by D. Franklin January 30, 1999, revised March 2004 1 Microcoding Throughout the years, Microcoding has changed dramatically. The debate over simple computers vs complex computers once raged within the architecture community. In the end, the most popular microcoded computers survived for three reasons - marketshare, technological improvements, and the embracing of the principles used in simple computers. So the two eventually merged into one. To truly understand microcoding, one must understand why they were built, what they are, why they survived, and, finally, what they look like today. 1.1 Motivation Strictly speaking, the term architecture for a CPU refers only to \what the assembly language programmer" sees|the instruction set, addressing modes, and register set. For a given target architecture, i.e. the architecture we wish to build, various implementations are possible. We could have many different internal designs of the CPU chip, all of which produced the same effect, namely the same instruction set, addressing modes, etc. The different internal designs could then all be produced for the different models of that CPU, as in the familiar Intel case. The different models would have different speed capabilities, and probably different prices to the consumer. But the same machine languge program, say a .EXE file in the Intel/DOS case, would run on any CPU in the family. When desigining an instruction set architecture, there is a tradeoff between software and hardware. If you provide very few instructions, it takes more instructions to perform the same task, but the hardware can be very simple.
    [Show full text]
  • A Characterization of Processor Performance in the VAX-1 L/780
    A Characterization of Processor Performance in the VAX-1 l/780 Joel S. Emer Douglas W. Clark Digital Equipment Corp. Digital Equipment Corp. 77 Reed Road 295 Foster Street Hudson, MA 01749 Littleton, MA 01460 ABSTRACT effect of many architectural and implementation features. This paper reports the results of a study of VAX- llR80 processor performance using a novel hardware Prior related work includes studies of opcode monitoring technique. A micro-PC histogram frequency and other features of instruction- monitor was buiit for these measurements. It kee s a processing [lo. 11,15,161; some studies report timing count of the number of microcode cycles execute z( at Information as well [l, 4,121. each microcode location. Measurement ex eriments were performed on live timesharing wor i loads as After describing our methods and workloads in well as on synthetic workloads of several types. The Section 2, we will re ort the frequencies of various histogram counts allow the calculation of the processor events in 5 ections 3 and 4. Section 5 frequency of various architectural events, such as the resents the complete, detailed timing results, and frequency of different types of opcodes and operand !!Iection 6 concludes the paper. specifiers, as well as the frequency of some im lementation-s ecific events, such as translation bu h er misses. ?phe measurement technique also yields the amount of processing time spent, in various 2. DEFINITIONS AND METHODS activities, such as ordinary microcode computation, memory management, and processor stalls of 2.1 VAX-l l/780 Structure different kinds. This paper reports in detail the amount of time the “average’ VAX instruction The llf780 processor is composed of two major spends in these activities.
    [Show full text]
  • Digital and System Design
    Digital System Design — Use of Microcontroller RIVER PUBLISHERS SERIES IN SIGNAL, IMAGE & SPEECH PROCESSING Volume 2 Consulting Series Editors Prof. Shinsuke Hara Osaka City University Japan The Field of Interest are the theory and application of filtering, coding, trans- mitting, estimating, detecting, analyzing, recognizing, synthesizing, record- ing, and reproducing signals by digital or analog devices or techniques. The term “signal” includes audio, video, speech, image, communication, geophys- ical, sonar, radar, medical, musical, and other signals. • Signal Processing • Image Processing • Speech Processing For a list of other books in this series, see final page. Digital System Design — Use of Microcontroller Dawoud Shenouda Dawoud R. Peplow University of Kwa-Zulu Natal Aalborg Published, sold and distributed by: River Publishers PO box 1657 Algade 42 9000 Aalborg Denmark Tel.: +4536953197 EISBN: 978-87-93102-29-3 ISBN:978-87-92329-40-0 © 2010 River Publishers All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording or otherwise, without prior written permission of the publishers. Dedication To Nadia, Dalia, Dina and Peter D.S.D To Eleanor and Caitlin R.P. v This page intentionally left blank Preface Electronic circuit design is not a new activity; there have always been good designers who create good electronic circuits. For a long time, designers used discrete components to build first analogue and then digital systems. The main components for many years were: resistors, capacitors, inductors, transistors and so on. The primary concern of the designer was functionality however, once functionality has been met, the designer’s goal is then to enhance per- formance.
    [Show full text]
  • Exploiting Coarse-Grained Parallelism to Accelerate Protein Motif Finding with a Network Processor
    Exploiting Coarse-Grained Parallelism to Accelerate Protein Motif Finding with a Network Processor Ben Wun, Jeremy Buhler, and Patrick Crowley Department of Computer Science and Engineering Washington University in St.Louis {bw6,jbuhler,pcrowley}@cse.wustl.edu Abstract The first generation of general-purpose CMPs is expected to employ a small number of sophisticated, While general-purpose processors have only recently employed superscalar CPU cores; by contrast, NPs contain many, chip multiprocessor (CMP) architectures, network processors much simpler single-issue cores. Desktop and server (NPs) have used heterogeneous multi-core architectures since processors focus on maximizing instruction-level the late 1990s. NPs differ qualitatively from workstation and parallelism (ILP) and minimizing latency to memory, server CMPs in that they replicate many simple, highly efficient while NPs are designed to exploit coarse-grained processor cores on a chip, rather than a small number of parallelism and maximize throughput. NPs are designed sophisticated superscalar CPUs. In this paper, we compare the to maximize performance and efficiency on packet performance of one such NP, the Intel IXP 2850, to that of the processing workloads; however, we believe that many Intel Pentium 4 when executing a scientific computing workload with a high degree of thread-level parallelism. Our target other workloads, in particular tasks drawn from scientific program, HMMer, is a bioinformatics tool that identifies computing, are better suited to NP-style CMPs than to conserved motifs in protein sequences. HMMer represents CMPs based on superscalar cores. motifs as hidden Markov models (HMMs) and spends most of its In this work, we study a representative scientific time executing the well-known Viterbi algorithm to align workload drawn from bioinformatics: the HMMer proteins to these models.
    [Show full text]
  • The Implementation of Prolog Via VAX 8600 Microcode ABSTRACT
    The Implementation of Prolog via VAX 8600 Microcode Jeff Gee,Stephen W. Melvin, Yale N. Patt Computer Science Division University of California Berkeley, CA 94720 ABSTRACT VAX 8600 is a 32 bit computer designed with ECL macrocell arrays. Figure 1 shows a simplified block diagram of the 8600. We have implemented a high performance Prolog engine by The cycle time of the 8600 is 80 nanoseconds. directly executing in microcode the constructs of Warren’s Abstract Machine. The imulemention vehicle is the VAX 8600 computer. The VAX 8600 is a general purpose processor Vimal Address containing 8K words of writable control store. In our system, I each of the Warren Abstract Machine instructions is implemented as a VAX 8600 machine level instruction. Other Prolog built-ins are either implemented directly in microcode or executed by the general VAX instruction set. Initial results indicate that. our system is the fastest implementation of Prolog on a commercrally available general purpose processor. 1. Introduction Various models of execution have been investigated to attain the high performance execution of Prolog programs. Usually, Figure 1. Simplified Block Diagram of the VAX 8600 this involves compiling the Prolog program first into an intermediate form referred to as the Warren Abstract Machine (WAM) instruction set [l]. Execution of WAM instructions often follow one of two methods: they are executed directly by a The 8600 consists of six subprocessors: the EBOX. IBOX, special purpose processor, or they are software emulated via the FBOX. MBOX, Console. and UO adamer. Each of the seuarate machine language of a general purpose computer.
    [Show full text]
  • CHAPTER 4 MARIE: an Introduction to a Simple Computer
    CHAPTER 4 MARIE: An Introduction to a Simple Computer 4.1 Introduction 219 4.2 CPU Basics and Organization 219 4.2.1 The Registers 220 4.2.2 The ALU 221 4.2.3 The Control Unit 221 4.3 The Bus 221 4.4 Clocks 225 4.5 The Input/Output Subsystem 227 4.6 Memory Organization and Addressing 227 4.7 Interrupts 235 4.8 MARIE 236 4.8.1 The Architecture 236 4.8.2 Registers and Buses 236 4.8.3 Instruction Set Architecture 238 4.8.4 Register Transfer Notation 242 4.9 Instruction Processing 244 4.9.1 The Fetch–Decode–Execute Cycle 244 4.9.2 Interrupts and the Instruction Cycle 246 4.9.3 MARIE’s I/O 249 4.10 A Simple Program 249 4.11 A Discussion on Assemblers 252 4.11.1 What Do Assemblers Do? 252 4.11.2 Why Use Assembly Language? 254 4.12 Extending Our Instruction Set 255 4.13 A Discussion on Decoding: Hardwired Versus Microprogrammed Control 262 4.13.1 Machine Control 262 4.13.2 Hardwired Control 265 4.13.3 Microprogrammed Control 270 4.14 Real-World Examples of Computer Architectures 274 4.14.1 Intel Architectures 275 4.14.2 MIPS Architectures 282 Chapter Summary 284 CMPS375 Class Notes (Chap04) Page 1 / 27 Dr. Kuo-pao Yang 4.1 Introduction 219 • In this chapter, we first look at a very simple computer called MARIE: A Machine Architecture that is Really Intuitive and Easy. • We then provide brief overviews of Intel and MIPS machines, two popular architectures reflecting the CISC (Complex Instruction Set Computer) and RISC (Reduced Instruction Set Computer) design philosophies.
    [Show full text]
  • Vhdl Projects to Reinforce Computer Architecture Classroom Instruction
    AC 2007-372: VHDL PROJECTS TO REINFORCE COMPUTER ARCHITECTURE CLASSROOM INSTRUCTION Ronald Hayne, The Citadel Ronald J. Hayne, PhD, is an Assistant Professor in the Department of Electrical and Computer Engineering at The Citadel. His professional areas of interest are digital systems and hardware description languages. He is a retired Army officer with experience in academics and Defense laboratories. Page 12.1588.1 Page © American Society for Engineering Education, 2007 VHDL Projects to Reinforce Computer Architecture Classroom Instruction Abstract Exploration of various computer architecture constructs needs reinforcement beyond pencil and paper homework problems. Unfortunately, laboratory exercises based on microprocessor trainers are limited to a single architecture and a resolution of single assembly language instructions. A hardware description language, such as VHDL, can be used to provide simulation-based application of the classroom instruction regardless of the course text. Models of computer components such as registers, memory, and ALUs can be readily defined to match textbook examples and then combined to demonstrate multiple architectural concepts. Students with basic knowledge of VHDL from their prerequisite digital logic course are able to modify and use these models to simulate computer behavior at the register transfer level with data and control signal visibility at each clock cycle. A program of instruction has been developed that uses VHDL homework exercises and a capstone design project to provide hands-on application of course concepts using modern design tools. Exercises include addressing modes, microprogrammed control, and computer arithmetic. The design project models a multi-bus architecture and hardwired control unit from the text to implement a basic instruction set.
    [Show full text]
  • Brief History of Microprogramming
    Microprogramming History -- Mark Smotherman A Brief History of Microprogramming Mark Smotherman Last updated: October 2012 Summary: Microprogramming is a technique to implement the control logic necessary to execute instructions within a processor. It relies on fetching low-level microinstructions from a control store and deriving the appropriate control signals as well as microprogram sequencing information from each microinstruction. Definitions and Example Although loose usage has sometimes equated the term "microprogramming" with the idea of "programming a microcomputer", this is not the standard definition. Rather, microprogramming is a systematic technique for implementing the control logic of a computer's central processing unit. It is a form of stored-program logic that substitutes for hardwired control circuitry. The central processing unit in a computer system is composed of a data path and a control unit. The data path includes registers, function units such as shifters and ALUs (arithmetic and logic units), internal processor busses and paths, and interface units for main memory and I/O busses. The control unit governs the series of steps taken by the data path during the execution of a user- visible instruction, or macroinstruction (e.g., load, add, store). Each action of the datapath is called a register transfer and involves the transfer of information within the data path, possibly including the transformation of data, address, or instruction bits by the function units. A register transfer is accomplished by gating out (sending) register contents onto internal processor busses, selecting the operation of ALUs, shifters, etc., through which that information might pass, and gating in (receiving) new values for one or more registers.
    [Show full text]
  • The Design of a Reduced Instruction Set Computer Using a Silicon Compiler
    AN ABSTRACT OF THE THESIS OF Licheng Zhang for the degree of Master of Science in Electrical and Computer Engineering presented on June 7, 1989. Title: The Design of A Reduced Instruction Set Computer UsingA Silicon Compiler. Redacted for Privacy Abstract appro ed- John Muff The objective of this thesisisto describe the design and implementation of a VSLI reduced instruction set computer(RISC). The RISC machine constitutes a new style of computerarchitecture. Itdifferssignificantly from the complex instructionset computer architectures(CISC)ofthepast.RISCarchitecturesare characterized by their high performance, simple instructionsets, minimal hardware requirements, and their abilityto support block structured programming languages adequately. In this thesis a 16-bit single chip RISC was designed using the Genesil Silicon Compiler. It has 14 instructions, anoverlapped register window structure,and on chip memory.Itcan execute most instructions in a single clock cycle,including procedure calls and returns. The peak performance of this chip is approximately6 MIPS. The chip was implemented in 2 micron CMOS technology. The chip sizeis 516.54 X 514.27 mils. This chip has not been fabricated. THE DESIGN OF A REDUCED INSTRUCTION SET COMPUTER USING A SILICON COMPLIER By Licheng Zhang A THESIS submittedto Oregon State University in partial fulfillment of the requirement for the degree of Master of Science Completed June 7, 1989 Commencement June,1990. APPROVED: Redacted for Privacy ssor of Electrical and Comp ter gineering in charge of major Redacted for Privacy Head of Department of Electrical and Computer Engineering Redacted for Privacy Dean of Gradua eSchool Date thesis is presented: June 7, 1989. TABLE OF CONTENTS 1.
    [Show full text]