DOCSLIB.ORG

Digital and System Design

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Digital and System Design Digital System Design — Use of Microcontroller RIVER PUBLISHERS SERIES IN SIGNAL, IMAGE & SPEECH PROCESSING Volume 2 Consulting Series Editors Prof. Shinsuke Hara Osaka City University Japan The Field of Interest are the theory and application of filtering, coding, trans- mitting, estimating, detecting, analyzing, recognizing, synthesizing, record- ing, and reproducing signals by digital or analog devices or techniques. The term “signal” includes audio, video, speech, image, communication, geophys- ical, sonar, radar, medical, musical, and other signals. • Signal Processing • Image Processing • Speech Processing For a list of other books in this series, see final page. Digital System Design — Use of Microcontroller Dawoud Shenouda Dawoud R. Peplow University of Kwa-Zulu Natal Aalborg Published, sold and distributed by: River Publishers PO box 1657 Algade 42 9000 Aalborg Denmark Tel.: +4536953197 EISBN: 978-87-93102-29-3 ISBN:978-87-92329-40-0 © 2010 River Publishers All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording or otherwise, without prior written permission of the publishers. Dedication To Nadia, Dalia, Dina and Peter D.S.D To Eleanor and Caitlin R.P. v This page intentionally left blank Preface Electronic circuit design is not a new activity; there have always been good designers who create good electronic circuits. For a long time, designers used discrete components to build first analogue and then digital systems. The main components for many years were: resistors, capacitors, inductors, transistors and so on. The primary concern of the designer was functionality however, once functionality has been met, the designer’s goal is then to enhance per- formance. Embedded system design is not just a new label for an old activity; embed- ded system designers today face new challenges. They are asked to produce increasingly complex systems using the latest technologies, but these technolo- gies are changing faster than ever. They are asked to produce better quality designs with a shorter time-to-market. They are asked to implement func- tionality but more importantly to satisfy numerous other constraints. It is not enough, for example, to have a mobile phone that you can communicate with; it must also be small, light weight, have a reasonable cost, consume minimal power and secure the contents of the messages while communicating etc. To communicate is the functionality, while the size, weight, power consumption and the use of encryption for secure data exchange are constraints that must be achieved for an acceptable mobile handset. To achieve the current goals of design, the designer must be aware with such design constraints and more importantly, the factors that have a direct effect on them. This book consists of three parts. The first part comprises Chapters 1–3. Chapters 1 and 2, cover the important concepts of designing under constraints. In Chapter 1, we introduce the reader to a good amount of needed knowledge about design constraints and design metrics while in Chapter 2, we give the reader a complete idea of the design flow process and the challenges he will vii viii Preface face. More importantly, how he is to select one of the many options available to him. In Chapter 3, we introduce the reader to the rest of the book; the other two parts. We use it to familiarize the reader with terminologies such as; microprocessor, microcontroller, microprocessor-based and microcontroller- based systems, the organization and the building blocks of the microprocessor and microcontroller, etc. We briefly introduce the reader to the main build- ing blocks of the microcontroller that will be the subject of the rest of the book; timers, counters, the watchdog timer, ADC, DAC, serial communica- tion, memory, need of programming, etc. Part 2 comprises Chapters 4 and 5 which cover the programming part of microcontrollers. The two chapters give the reader a very clear idea of instruc- tions and the instruction set, instruction cycles, addressing modes, assembly language, how to write a program, etc. We use for demonstration the instruc- tion sets of the Atmel AVR series and Intel 8051 family. The remaining Chapters 6–9 together form Part 3 of the book. Each chapter deals with one subsystem that can be considered, from the embedded system design point of view as a single purpose processor. For example, timers and counters if implemented as an IC chip, then, they are single-purpose proces- sor, or subsystem. Similarly for: ADC, DAC, UART, CAN, I2C, etc. To make our book useful for a wider class of readers, we introduce each item as if it was a discrete subsystem and then we discuss its implementation as part of the resources of a microcontroller. The use of a microcontroller to implement the functionality of each subsystem and how to use it in many possible appli- cations is then given. This explains the main reason behind calling our book “Digital System Design” and not “Embedded System Design”; the use of the microcontroller as the processor in the system. In Chapter 6, we discuss the memory system; Chapter 7 considers timer/counters, while Chapter 8 treats the main components of any Data Acquisition System. Finally Chapter 9 con- siders the communication between microcontrollers and the outside world. Each chapter in this part can be considered as a complete unit that covers a topic. The reader can read them in any order he prefers. Contents List of Abbreviations xvii 1 Processor Design Metrics 1 1.1 Introduction 1 1.2 Common Design Metrics 4 1.3 Performance Design Metrics 8 1.3.1 Characteristics of a Good Performance Metric 10 1.3.2 Some Popular Performance Metrics 12 1.3.3 Analysing Algorithms 25 1.4 Economic Design Metrics 32 1.4.1 Time-to-Market 32 1.4.2 Design Economics 34 1.5 Power Design Metrics 41 1.5.1 Reducing Power Consumption 42 1.6 System Effectiveness Metrics 45 1.6.1 Reliability, Maintainability and Availability Metrics 46 1.7 Summary of the Chapter 51 1.8 Review Questions 52 2 A System Approach to Digital System Design 55 2.1 Introduction 55 2.2 System Design Flow 57 2.2.1 Requirement Analysis 57 2.2.2 Specifications 59 2.2.3 Functional Design: System Architecture 59 2.2.4 Hardware Overview 60 ix x Contents 2.2.5 Software Overview 65 2.2.6 Target System and Solution 69 2.3 Technologies Involved in the Design Process 71 2.4 Design Technology 72 2.4.1 Design Partitioning 73 2.4.2 Use of Multiple Views (Multiple Description Domains): The Y-Chart 74 2.4.3 Use of Structured Design: Functional Block-Structured Top-Down Design (Structural Hierarchy) 77 2.4.4 Design Procedure Based on Top-Down Approach 85 2.4.5 Programmable Digital Systems Design Using Block Structured Design 87 2.5 IC-Technology; Implementation Technology 95 2.5.1 Programmable Logic Device (PLD) 98 2.6 Processor Technology 103 2.6.1 Use of General-Purpose Processor (GPP) 106 2.6.2 Single-Purpose Processor 108 2.6.3 Application Specific Processor (e.g. Use of Microcon- troller and DSP) 109 2.6.4 Summary of IC Technology and Processor Technology 110 2.7 Summary of the Chapter 111 2.8 Review Questions 112 3 Introduction to Microprocessors and Microcontrollers 113 3.1 Introduction 113 3.1.1 Processor Architecture and Microarchitecture 115 3.2 The Microprocessor 117 3.2.1 General-Purpose Registers 117 3.2.2 Arithmetic and Logic Unit (ALU) 127 3.2.3 Control Unit 129 3.2.4 I/O Control Section (Bus Interface Unit) 130 3.2.5 Internal Buses 130 3.2.6 System Clocks 130 3.2.7 Basic Microprocessor Organization 131 Contents xi 3.3 Microcontrollers 134 3.3.1 Microcontroller Internal Structure 137 3.4 Microprocessor-Based and Microcontroller-Based Systems 142 3.4.1 Microprocessor-based and Microcontroller-based Digital Systems Design Using Top-Down Technique 145 3.5 Practical Microcontrollers 146 3.5.1 AVR ATmega8515 Microcontroller 147 3.5.2 Intel 8051 Microcontroller 151 3.6 Summary of the Chapter 158 3.7 Review Questions 159 4 Instructions And Instruction Set 161 4.1 Introduction 161 4.2 Instruction Format 163 4.2.1 Expressing Numbers 166 4.2.2 Basic Instruction Cycle; Execution Path of an Instruction 166 4.2.3 Clock Cycle and Instruction Cycle 168 4.2.4 Labels 168 4.3 Describing the Instruction Cycle: Use of Register Transfer Language (RTL) 168 4.3.1 Register Transfer Language (RTL) 168 4.3.2 Use of RTL to Describe the Instruction Cycle 171 4.4 Instruction Classifications According to Number of Operands 175 4.5 Addressing Modes 183 4.6 Immediate Addressing Mode 185 4.6.1 Advantages of Immediate Addressing 187 4.6.2 AVR Instructions with Immediate Addressing 187 4.7 Direct (Absolute) Addressing Mode 188 4.7.1 Register Direct Addressing 188 4.7.2 Memory Direct Addressing 190 4.8 Indirect Addressing Mode 192 4.8.1 AVR Indirect Addressing 194 4.8.2 Variation on the Theme 195 xii Contents 4.9 Displacement Addressing 199 4.9.1 Address Register Indirect with Displacement (also called “Base-Register Addressing”) 199 4.9.2 Data Indirect with Displacement 200 4.10 Relative Addressing Mode 201 4.11 Programme Memory Addressing 201 4.12 Stack Addressing 203 4.13 Programme Control Instructions 204 4.13.1 Jumps, Branch and Call in AVR Architecture 207 4.14 I/O and Interrupts 209 4.15 Summary of Addressing Modes 213 4.16 Review Questions 214 5 Machine Language and Assembly Language 217 5.1 Introduction 217 5.2 Directives: Pseudo-Instructions 219 5.2.1 Macros 221 5.2.2 ATMEL AVR Studio 222 5.3 Design of an Assembly Language Programme 223 5.3.1 The Basic Programming
Load more

Recommended publications
  • Transistor Circuit Guidebook Byron Wels TAB BOOKSBLUE RIDGE SUMMIT, PA
    TAB BOOKS No. 470 34.95 By Byron Wels TransistorCircuit GuidebookByronWels TABBLUE RIDGE BOOKS SUMMIT,PA. 17214 Preface beforemeIa supposepioneer (along the my withintransistor firstthe many field.experiencewith wasother Weknown. World were using WarUnlike solid-stateIIsolid-state GIs) today's asdevices somewhat experimen- receivers marks of FIRST EDITION devicester,ownFirst, withsemiconductors! youwith a choice swipedwhichor tank. ofto a sealed,Here'sexperiment, pairThen ofhow encapsulated, you earphones we carefullywe did had it: from totookand construct the veryonenearest exoticof our the THIRDSECONDFIRST PRINTING-SEPTEMBER PRINTING-AUGUST PRINTING-JANUARY 1972 1970 1968 plane,wasyouAnphonesantenna. emptywound strung jeep,apart After toiletfull outand ofclippingas paper wire,unwoundhigh closelyrollandthe servedascatchthe far spaced.wire offas as itfrom a thewouldsafetyThe thecoil remaining-pin,magnetreach-for form, you inside.which stuckwire the Copyright © 1968by TAB BOOKS coatedNext,it into youneeded,a hunkribbons of -ofwooda razor -steel, soblade.the but point Oh,aItblued was noneprojected placedblade of the -quenchat so fancy right the pointplastic-bluedangles.of -, Reproduction or publicationPrinted inof the ofAmerica the United content States in any manner, with- themindfoundphoneground pin you,the was couldserved right not wired contact lacquerspotas toa onground blade, it. theblued.blade'sAconnector, pin,bayonet bluing,and stuck antennaand you hilt thecould coil.-deep other actuallyIfin ear- youthe isoutherein. assumed express
    [Show full text]
  • 4: Gigabit Research
    Gigabit Research 4 s was discussed in chapter 3, the limitations of current networks and advances in computer technology led to new ideas for applications and broadband network design. This in turn led to hardware and software developmentA for switches, computers, and other network compo- nents required for advanced networks. This chapter describes some of the research programs that are focusing on the next step-the development of test networks.1 This task presents a difficult challenge, but it is hoped that the test networks will answer important research questions, provide experience with the construction of high-speed networks, and demonstrate their utility. Several “testbeds” are being funded as part of the National Research and Education Network (NREN) initiative by the Advanced Research Projects Agency (ARPA) and the National Science Foundation (NSF). The testbed concept was first proposed to NSF in 1987 by the nonprofit Corporation for National Research Initiatives (CNRI). CNRI was then awarded a planning grant, and solicited proposals or white papers" from The HPCC prospective testbed participants. A subsequent proposal was then reviewed by NSF with a focus on funding levels, research program’s six objectives, and the composition of the testbeds. The project, cofunded by ARPA and NSF under a cooperative agreement with testbeds will CNRI, began in 1990 and originally covered a 3-year research program. The program has now been extended by an additional demonstrate fifteen months, through the end of 1994. CNRI is coordinat- gigabit 1 Corporation for National Research Initiatives, ‘‘A Brief Description ofthe CNRJ Gigabit lkstbed Initiative,” January 1992; Gary StiX, “Gigabit Conn=tiom” Sci@@ net-working.
    [Show full text]
  • Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance
    White Paper Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance Ofri Wechsler Intel Fellow, Mobility Group Director, Mobility Microprocessor Architecture Intel Corporation White Paper Inside Intel®Core™ Microarchitecture Introduction Introduction 2 The Intel® Core™ microarchitecture is a new foundation for Intel®Core™ Microarchitecture Design Goals 3 Intel® architecture-based desktop, mobile, and mainstream server multi-core processors. This state-of-the-art multi-core optimized Delivering Energy-Efficient Performance 4 and power-efficient microarchitecture is designed to deliver Intel®Core™ Microarchitecture Innovations 5 increased performance and performance-per-watt—thus increasing Intel® Wide Dynamic Execution 6 overall energy efficiency. This new microarchitecture extends the energy efficient philosophy first delivered in Intel's mobile Intel® Intelligent Power Capability 8 microarchitecture found in the Intel® Pentium® M processor, and Intel® Advanced Smart Cache 8 greatly enhances it with many new and leading edge microar- Intel® Smart Memory Access 9 chitectural innovations as well as existing Intel NetBurst® microarchitecture features. What’s more, it incorporates many Intel® Advanced Digital Media Boost 10 new and significant innovations designed to optimize the Intel®Core™ Microarchitecture and Software 11 power, performance, and scalability of multi-core processors. Summary 12 The Intel Core microarchitecture shows Intel’s continued Learn More 12 innovation by delivering both greater energy efficiency Author Biographies 12 and compute capability required for the new workloads and usage models now making their way across computing. With its higher performance and low power, the new Intel Core microarchitecture will be the basis for many new solutions and form factors. In the home, these include higher performing, ultra-quiet, sleek and low-power computer designs, and new advances in more sophisticated, user-friendly entertainment systems.
    [Show full text]
  • NVIDIA Tesla Personal Supercomputer, Please Visit
    NVIDIA TESLA PERSONAL SUPERCOMPUTER TESLA DATASHEET Get your own supercomputer. Experience cluster level computing performance—up to 250 times faster than standard PCs and workstations—right at your desk. The NVIDIA® Tesla™ Personal Supercomputer AccessiBLE to Everyone TESLA C1060 COMPUTING ™ PROCESSORS ARE THE CORE is based on the revolutionary NVIDIA CUDA Available from OEMs and resellers parallel computing architecture and powered OF THE TESLA PERSONAL worldwide, the Tesla Personal Supercomputer SUPERCOMPUTER by up to 960 parallel processing cores. operates quietly and plugs into a standard power strip so you can take advantage YOUR OWN SUPERCOMPUTER of cluster level performance anytime Get nearly 4 teraflops of compute capability you want, right from your desk. and the ability to perform computations 250 times faster than a multi-CPU core PC or workstation. NVIDIA CUDA UnlocKS THE POWER OF GPU parallel COMPUTING The CUDA™ parallel computing architecture enables developers to utilize C programming with NVIDIA GPUs to run the most complex computationally-intensive applications. CUDA is easy to learn and has become widely adopted by thousands of application developers worldwide to accelerate the most performance demanding applications. TESLA PERSONAL SUPERCOMPUTER | DATASHEET | MAR09 | FINAL FEATURES AND BENEFITS Your own Supercomputer Dedicated computing resource for every computational researcher and technical professional. Cluster Performance The performance of a cluster in a desktop system. Four Tesla computing on your DesKtop processors deliver nearly 4 teraflops of performance. DESIGNED for OFFICE USE Plugs into a standard office power socket and quiet enough for use at your desk. Massively Parallel Many Core 240 parallel processor cores per GPU that can execute thousands of GPU Architecture concurrent threads.
    [Show full text]
  • Electronic Circuit Design and Component Selecjon
    Electronic circuit design and component selec2on Nan-Wei Gong MIT Media Lab MAS.S63: Design for DIY Manufacturing Goal for today’s lecture • How to pick up components for your project • Rule of thumb for PCB design • SuggesMons for PCB layout and manufacturing • Soldering and de-soldering basics • Small - medium quanMty electronics project producMon • Homework : Design a PCB for your project with a BOM (bill of materials) and esMmate the cost for making 10 | 50 |100 (PCB manufacturing + assembly + components) Design Process Component Test Circuit Selec2on PCB Design Component PCB Placement Manufacturing Design Process Module Test Circuit Selec2on PCB Design Component PCB Placement Manufacturing Design Process • Test circuit – bread boarding/ buy development tools (breakout boards) / simulaon • Component Selecon– spec / size / availability (inventory! Need 10% more parts for pick and place machine) • PCB Design– power/ground, signal traces, trace width, test points / extra via, pads / mount holes, big before small • PCB Manufacturing – price-Mme trade-off/ • Place Components – first step (check power/ground) -- work flow Test Circuit Construc2on Breadboard + through hole components + Breakout boards Breakout boards, surcoards + hookup wires Surcoard : surface-mount to through hole Dual in-line (DIP) packaging hap://www.beldynsys.com/cc521.htm Source : hap://en.wikipedia.org/wiki/File:Breadboard_counter.jpg Development Boards – good reference for circuit design and component selec2on SomeMmes, it can be cheaper to pair your design with a development
    [Show full text]
  • Integrated Circuits
    CHAPTER67 Learning Objectives ➣ What is an Integrated Circuit ? ➣ Advantages of ICs INTEGRATED ➣ Drawbacks of ICs ➣ Scale of Integration CIRCUITS ➣ Classification of ICs by Structure ➣ Comparison between Different ICs ➣ Classification of ICs by Function ➣ Linear Integrated Circuits (LICs) ➣ Manufacturer’s Designation of LICs ➣ Digital Integrated Circuits ➣ IC Terminology ➣ Semiconductors Used in Fabrication of ICs and Devices ➣ How ICs are Made? ➣ Material Preparation ➣ Crystal Growing and Wafer Preparation ➣ Wafer Fabrication ➣ Oxidation ➣ Etching ➣ Diffusion ➣ Ion Implantation ➣ Photomask Generation ➣ Photolithography ➣ Epitaxy Jack Kilby would justly be considered one of ➣ Metallization and Intercon- the greatest electrical engineers of all time nections for one invention; the monolithic integrated ➣ Testing, Bonding and circuit, or microchip. He went on to develop Packaging the first industrial, commercial and military ➣ Semiconductor Devices and applications for this integrated circuits- Integrated Circuit Formation including the first pocket calculator ➣ Popular Applications of ICs (pocketronic) and computer that used them 2472 Electrical Technology 67.1. Introduction Electronic circuitry has undergone tremendous changes since the invention of a triode by Lee De Forest in 1907. In those days, the active components (like triode) and passive components (like resistors, inductors and capacitors etc.) of the circuits were separate and distinct units connected by soldered leads. With the invention of the transistor in 1948 by W.H. Brattain and I. Bardeen, the electronic circuits became considerably reduced in size. It was due to the fact that a transistor was not only cheaper, more reliable and less power consuming but was also much smaller in size than an electron tube. To take advantage of small transistor size, the passive components too were greatly reduced in size thereby making the entire circuit very small.
    [Show full text]
  • 18-447 Computer Architecture Lecture 6: Multi-Cycle and Microprogrammed Microarchitectures
    18-447 Computer Architecture Lecture 6: Multi-Cycle and Microprogrammed Microarchitectures Prof. Onur Mutlu Carnegie Mellon University Spring 2015, 1/28/2015 Agenda for Today & Next Few Lectures n Single-cycle Microarchitectures n Multi-cycle and Microprogrammed Microarchitectures n Pipelining n Issues in Pipelining: Control & Data Dependence Handling, State Maintenance and Recovery, … n Out-of-Order Execution n Issues in OoO Execution: Load-Store Handling, … 2 Reminder on Assignments n Lab 2 due next Friday (Feb 6) q Start early! n HW 1 due today n HW 2 out n Remember that all is for your benefit q Homeworks, especially so q All assignments can take time, but the goal is for you to learn very well 3 Lab 1 Grades 25 20 15 10 5 Number of Students 0 30 40 50 60 70 80 90 100 n Mean: 88.0 n Median: 96.0 n Standard Deviation: 16.9 4 Extra Credit for Lab Assignment 2 n Complete your normal (single-cycle) implementation first, and get it checked off in lab. n Then, implement the MIPS core using a microcoded approach similar to what we will discuss in class. n We are not specifying any particular details of the microcode format or the microarchitecture; you can be creative. n For the extra credit, the microcoded implementation should execute the same programs that your ordinary implementation does, and you should demo it by the normal lab deadline. n You will get maximum 4% of course grade n Document what you have done and demonstrate well 5 Readings for Today n P&P, Revised Appendix C q Microarchitecture of the LC-3b q Appendix A (LC-3b ISA) will be useful in following this n P&H, Appendix D q Mapping Control to Hardware n Optional q Maurice Wilkes, “The Best Way to Design an Automatic Calculating Machine,” Manchester Univ.
    [Show full text]
  • POWER-AWARE MICROARCHITECTURE: Design and Modeling Challenges for Next-Generation Microprocessors
    POWER-AWARE MICROARCHITECTURE: Design and Modeling Challenges for Next-Generation Microprocessors THE ABILITY TO ESTIMATE POWER CONSUMPTION DURING EARLY-STAGE DEFINITION AND TRADE-OFF STUDIES IS A KEY NEW METHODOLOGY ENHANCEMENT. OPPORTUNITIES FOR SAVING POWER CAN BE EXPOSED VIA MICROARCHITECTURE-LEVEL MODELING, PARTICULARLY THROUGH CLOCK- GATING AND DYNAMIC ADAPTATION. Power dissipation limits have Thus far, most of the work done in the area David M. Brooks emerged as a major constraint in the design of high-level power estimation has been focused of microprocessors. At the low end of the per- at the register-transfer-level (RTL) description Pradip Bose formance spectrum, namely in the world of in the processor design flow. Only recently have handheld and portable devices or systems, we seen a surge of interest in estimating power Stanley E. Schuster power has always dominated over perfor- at the microarchitecture definition stage, and mance (execution time) as the primary design specific work on power-efficient microarchi- Hans Jacobson issue. Battery life and system cost constraints tecture design has been reported.2-8 drive the design team to consider power over Here, we describe the approach of using Prabhakar N. Kudva performance in such a scenario. energy-enabled performance simulators in Increasingly, however, power is also a key early design. We examine some of the emerg- Alper Buyuktosunoglu design issue in the workstation and server mar- ing paradigms in processor design and com- kets (see Gowan et al.)1 In this high-end arena ment on their inherent power-performance John-David Wellman the increasing microarchitectural complexities, characteristics. clock frequencies, and die sizes push the chip- Victor Zyuban level—and hence the system-level—power Power-performance efficiency consumption to such levels that traditionally See the “Power-performance fundamentals” Manish Gupta air-cooled multiprocessor server boxes may box.
    [Show full text]
  • The Video Game Industry an Industry Analysis, from a VC Perspective
    The Video Game Industry An Industry Analysis, from a VC Perspective Nik Shah T’05 MBA Fellows Project March 11, 2005 Hanover, NH The Video Game Industry An Industry Analysis, from a VC Perspective Authors: Nik Shah • The video game industry is poised for significant growth, but [email protected] many sectors have already matured. Video games are a large and Tuck Class of 2005 growing market. However, within it, there are only selected portions that contain venture capital investment opportunities. Our analysis Charles Haigh [email protected] highlights these sectors, which are interesting for reasons including Tuck Class of 2005 significant technological change, high growth rates, new product development and lack of a clear market leader. • The opportunity lies in non-core products and services. We believe that the core hardware and game software markets are fairly mature and require intensive capital investment and strong technology knowledge for success. The best markets for investment are those that provide valuable new products and services to game developers, publishers and gamers themselves. These are the areas that will build out the industry as it undergoes significant growth. A Quick Snapshot of Our Identified Areas of Interest • Online Games and Platforms. Few online games have historically been venture funded and most are subject to the same “hit or miss” market adoption as console games, but as this segment grows, an opportunity for leading technology publishers and platforms will emerge. New developers will use these technologies to enable the faster and cheaper production of online games. The developers of new online games also present an opportunity as new methods of gameplay and game genres are explored.
    [Show full text]
  • Atmega328p Xplained Mini User Guide
    USER GUIDE ATmega328P Xplained Mini User Guide Introduction This user guide describes how to get started with the Atmel® ATmega328P Xplained Mini board. The ATmega328P Xplained Mini evalutation kit is a hardware platform to evaluate the Atmel ATmega328P microcontroller. The evaluation kit comes with a fully integrated debugger that provides seamless integration with Atmel Studio 6.2 (and later version). The kit provides access to the features of the ATmega328P enabling easy integration of the device in a custom design. 42287A-MCU-05/2014 Table of Contents Introduction .................................................................................... 1 1. Getting Started ........................................................................ 3 1.1. Features .............................................................................. 3 1.2. Design Documentation and Related Links .................................. 3 1.3. Board Assembly .................................................................... 3 1.3.1. In Customer Development Assembly ............................. 3 1.3.2. Connecting an Arduino Shield ..................................... 3 1.3.3. Standalone Node ...................................................... 3 1.4. Connecting the Kit ................................................................. 3 1.4.1. Connect the Kit to Atmel Studio ................................... 3 1.4.2. Connect the Target UART to the mEBDG COM Port ......... 3 1.5. Programming and Debugging .................................................
    [Show full text]
  • A 4.7 Million-Transistor CISC Microprocessor
    Auriga2: A 4.7 Million-Transistor CISC Microprocessor J.P. Tual, M. Thill, C. Bernard, H.N. Nguyen F. Mottini, M. Moreau, P. Vallet Hardware Development Paris & Angers BULL S.A. 78340 Les Clayes-sous-Bois, FRANCE Tel: (+33)-1-30-80-7304 Fax: (+33)-1-30-80-7163 Mail: [email protected] Abstract- With the introduction of the high range version of parallel multi-processor architecture. It is used in a family of the DPS7000 mainframe family, Bull is providing a processor systems able to handle up to 24 such microprocessors, which integrates the DPS7000 CPU and first level of cache on capable to support 10 000 simultaneously connected users. one VLSI chip containing 4.7M transistors and using a 0.5 For the development of this complex circuit, a system level µm, 3Mlayers CMOS technology. This enhanced CPU has design methodology has been put in place, putting high been designed to provide a high integration, high performance emphasis on high-level verification issues. A lot of home- and low cost systems. Up to 24 such processors can be made CAD tools were developed, to meet the stringent integrated in a single system, enabling performance levels in performance/area constraints. In particular, an integrated the range of 850 TPC-A (Oracle) with about 12 000 Logic Synthesis and Formal Verification environment tool simultaneously active connections. The design methodology has been developed, to deal with complex circuitry issues involved massive use of formal verification and symbolic and to enable the designer to shorten the iteration loop layout techniques, enabling to reach first pass right silicon on between logical design and physical implementation of the several foundries.
    [Show full text]
  • Hardware Architecture
    Hardware Architecture Components Computing Infrastructure Components Servers Clients LAN & WLAN Internet Connectivity Computation Software Storage Backup Integration is the Key ! Security Data Network Management Computer Today’s Computer Computer Model: Von Neumann Architecture Computer Model Input: keyboard, mouse, scanner, punch cards Processing: CPU executes the computer program Output: monitor, printer, fax machine Storage: hard drive, optical media, diskettes, magnetic tape Von Neumann architecture - Wiki Article (15 min YouTube Video) Components Computer Components Components Computer Components CPU Memory Hard Disk Mother Board CD/DVD Drives Adaptors Power Supply Display Keyboard Mouse Network Interface I/O ports CPU CPU CPU – Central Processing Unit (Microprocessor) consists of three parts: Control Unit • Execute programs/instructions: the machine language • Move data from one memory location to another • Communicate between other parts of a PC Arithmetic Logic Unit • Arithmetic operations: add, subtract, multiply, divide • Logic operations: and, or, xor • Floating point operations: real number manipulation Registers CPU Processor Architecture See How the CPU Works In One Lesson (20 min YouTube Video) CPU CPU CPU speed is influenced by several factors: Chip Manufacturing Technology: nm (2002: 130 nm, 2004: 90nm, 2006: 65 nm, 2008: 45nm, 2010:32nm, Latest is 22nm) Clock speed: Gigahertz (Typical : 2 – 3 GHz, Maximum 5.5 GHz) Front Side Bus: MHz (Typical: 1333MHz , 1666MHz) Word size : 32-bit or 64-bit word sizes Cache: Level 1 (64 KB per core), Level 2 (256 KB per core) caches on die. Now Level 3 (2 MB to 8 MB shared) cache also on die Instruction set size: X86 (CISC), RISC Microarchitecture: CPU Internal Architecture (Ivy Bridge, Haswell) Single Core/Multi Core Multi Threading Hyper Threading vs.
    [Show full text]