DOCSLIB.ORG

AMD Opteron™ 4000 Series Platform Quick Reference Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

AMD Opteron™ 4000 Series Platform Quick Reference Guide The AMD Opteron™ 4100 Series processor, the world’s lowest power per core processor1, sets the foundation for cloud workloads and affordability for mainstream infrastructure servers with prices starting at $992. AMD Opteron™ 4100 Series Processor END USER BENEFITS Outstanding Performance-Per-Watt > Designed from the ground up to handle demanding server workloads at the lowest available energy draw, beating the competition by as much as 40% (per/core).1 Business Value > The world’s first 1P and 2P capable processor at sub $100 pricing.2 Easy to Purchase and Operate > Scalable solutions with feature, component and platform consistency. PRODUCT FEATURES New AMD-P 2.0 Power Savings Features: > Ultra-low power platforms provide power efficiency beyond just the processor, 3 SOUNDBITE for both 1P and 2P server configurations. THE WORLD’S LOWEST POWER PER CORE SERVER PROCESSOR1 > APML (Advanced Platform Management Link)4 provides an interface for processor and systems management monitoring and controlling of system resources such as platform power Quick Features consumption via p-state limits and CPU thermals to closely monitor power and cooling. AMD-P 2.0: > Link Width PowerCap which changes all 16-bit links to 8-bit links5 can help power conscious Ultra-low power platform > customers improve performance-per-watt. > Advanced Platform Management Link (APML)4 > AMD CoolSpeed Technology reduces p-states when a temperature limit is reached to allow a > Link Width PowerCap server to operate if the processor’s thermal environment exceeds safe operational limits. > AMD CoolSpeed Technology > When C1E5,6 is enabled, the cores, southbridge and memory controller enter a sleep state that > C1E6 can equate to significant power savings in the datacenter depending on system configuration. > Support for LV-DDR3 Memory up to 1333 > LV-DDR3 memory support helps to reduce overall system power consumption.6 Direct Connect Architecture 2.0 > Direct Connect Architecture 2.0: > Dual Channel Memory Support > Dual Channel DDR3 Memory enables improved overall system performance and investment > Support for R/U-DDR3 up to 1333 Memory protection compared to earlier technologies. > HyperTransport™ Technology Assist [HT Assist] > R/U-DDR3 Memory up to 1333 enables improved overall system performance compared to > HyperTransport™ 3.0 Technology (HT3) at 6.4GT/s earlier memory technologies. ™ ™ AMD Virtualization (AMD-V ) Technology 2.0 > HyperTransport™ Technology Assist [HT Assist] helps increases HyperTransport™ > I/O Level Virtualization technology efficiency by reducing probe traffic and resolving probe issues. > AMD-V™ with Rapid Virtualization Indexing > HyperTransport™ 3.0 Technology (HT3) with increased speed over prior generations, > Tagged TLB up to 6.4GT/s helps improve overall system balance and scalability. > AMD Extended Migration > AMD-V™ 2.0 supports I/O level virtualization to provide direct control of device by a VM7 and improve I/O performance within a virtual machine. AMD Confidential – NDA Only 1 As of March 15, 2010, AMD Opteron™ processor Models 4158 EE/4160 EE have the lowest known power per core of any server processor, at 5.83W (35W/6 = 5.83W/core). Intel’s L5609 is 10W/core (40W/4 = 10W/core; see http://intel.com/p/en_US/products/server/processor/xeon5000/sprecifications. 2 Planned AMD Opteron™ processor 4122 1ku pricing at time of introduction. 3 Cooperative designs using AMD Opteron™ 4100 Series processor and power optimized platforms (energy efficient AMD chipset, LV RDDR3 memory support, AMD-P 2.0 technology and overall platform-level power management support) are capable of drawing less power than previous generation EE models. 4 In APML-enabled platforms. 5 Manually enabled through BIOS. 6 Standard power 4-core 2.6GHz and 2.2GHz processors do not support LV-DDR3 and C1E. 7 Enabled by the SR5690/SR5670/SR5650 chipsets . AMD Opteron™ 4100 Series Processor Quick Reference Guide AMD Opteron™ 4100 Series Processor Product Specifications AMD Opteron™ 4100 Series Processor Product Model Comparison Cache Sizes Total Cache: 9.8MB (6 core), 8.6MB (4 core) L1 Cache: 64KB (Data) + 64KB (Instruction) (per core) L2 Cache: 512KB (per core) Model Number Core Core I/O Bus Max I/O CMOS L3 Cache L2 Cache ACP4 Count Frequency Frequency2 Bandwidth3,5 Tech L3 Cache: 6MB (per socket) 4184 6 2.8GHz 2.2GHz 51.2GB/s 45nm SOI 6MB 512KB/core 75W Process Technology 45-nanometer SOI (silicon-on-insulator) technology 4180 6 2.6GHz 2.2GHz 51.2GB/s 45nm SOI 6MB 512KB/core 75W HyperTransport™ Technology Two x16 HT3 links @ up to 6.4GT/s per link*; (Power-optimized 41301 4 2.6Ghz 2.2GHz 51.2GB/s 45nm SOI 6MB 512KB/core 75W (HT3) Links platform: Three x16 HT1 links @ up to 2.0GT/s per link, dual-cHT1) 41221 4 2.2GHz 2.2GHz 51.2GB/s 45nm SOI 6MB 512KB/core 75W SR5690 chipset supports up to 5.2 GT/s per link (non-coherently) 4176 HE 6 2.4GHz 2.2GHz 51.2GB/s 45nm SOI 6MB 512KB/core 50W Integrated DDR3 memory controller – With DDR3-1333 support up Memory 4174 HE 6 2.3GHz 2.2GHz 51.2GB/s 45nm SOI 6MB 512KB/core 50W to 21.3 GB/s memory bandwidth per CPU for Socket C32 4170 HE 6 2.1GHz 2.2GHz 51.2GB/s 45nm SOI 6MB 512KB/core 50W Number of Channels/Types of Dual Channel support for DDR3 and LV-DDR3 up to 1333 Memory 4164 EE 6 1.8GHz 1.8GHz 51.2GB/s 45nm SOI 6MB 512KB/core 32W 2 4162 EE 6 1.7GHz 1.8GHz 51.2GB/s 45nm SOI 6MB 512KB/core 32W Die Size 346mm *Optional 3rd HT link available. If the third link is exercised the board must be provisioned for the increase in power. Packaging Socket C32 - 1207 Organic Land Grid Array (OLGA) SR5650, SR5670, SR5690 Product Specifications—Northbridge SP5100 Product Specifications—Southbridge USB ports 12 USB 2.0 + 2 USB 1.1 ® Number of Model PCI Express ® Max. TDP/ Process Number Processor interface PCI Express® PCIe Ports/ Virtualization Error Detection/Isolation Idle Technology Package engines PCI Bus support PCI rev 2.3 SATA 3.0Gb/s with AHCI 1.1 HyperTransport error handling, Serial ATA Hyper Transport™ 3.0 22 lanes/ AMD-Vi PCIe® Advanced Error Reporting, 29 x 29mm SW RAID Support via DotHill RAID Stac SR5650 technology (5.2GT/s) 2.0 v1.0 8 engines (IOMMU 1.2) PCIe® end-to-end Cycle 13W/7.1W TSMC 65nm FCBGA Redundancy Check SATA Ports 6 (can be independently disabled) Max. TDP/Idle 4W/1W HyperTransport error handling, Process technology TSMC .13um 1Hyper Transport™ 3.0 30 lanes/ AMD-Vi PCIe® Advanced Error Reporting, 29 x 29mm SR5670 technology (5.2GT/s) 2.0 v1.0 9 engines (IOMMU 1.2) PCIe® end-to-end Cycle 17W/7.3W TSMC 65nm FCBGA Redundancy Check Package 528 ball FCBGA, 21x21mm, 0.8mm pitch HyperTransport error handling, Hyper Transport™ 3.0 42 lanes/ AMD-Vi PCIe® Advanced Error Reporting, 29 x 29mm SR5690 technology (5.2GT/s) 2.0 v1.0 11 engines (IOMMU 1.2) PCIe® end-to-end Cycle 18W/7.5W TSMC 65nm FCBGA Redundancy Check AMD Confidential – NDA Only 1 The standard power 4-core 2.6 and 2.2 processors do not support LV-DDR3 and C1E. 2 Using HyperTransport™ technology. 3 Chipset supports up to 20.8GB/s (5.2 GT/s) non-coherently. 4 ACP stands for Average CPU power. See www.amd.com/ACP. 5 The low power 6-core 1.8 and 1.7 EE processors can be supported with HT3 for up to 51.2GB/s max bandwidth or with HT1 for up to 16.0GB/S max bandwidth depending on platform design. ©2010 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD Opteron, AMD Virtualization, AMD-V, and combinations thereof are trademarks of Advanced Micro Devices, Inc. HyperTransport is a licensed trademark of the HyperTransport Technology Consortium. Other names are for informational purposes only and may be trademarks of their respective owners. PID 48410A.
Recommended publications
  • Hypertransport Extending Technology Leadership

    Hypertransport Extending Technology Leadership

    HyperTransport Extending Technology Leadership International HyperTransport Symposium 2009 February 11, 2009 Mario Cavalli General Manager HyperTransport Technology Consortium Copyright HyperTransport Consortium 2009 HyperTransport Extending Technology Leadership HyperTransport and Consortium Snapshot Industry Status and Trends HyperTransport Leadership Role February 11, 2009 Mario Cavalli General Manager HyperTransport Technology Consortium Copyright HyperTransport Consortium 2009 HyperTransport Snapshot Low Latency, High Bandwidth, High Efficiency Point-to-Point Interconnect Leadership CPU-to-I/O CPU-to-CPU CPU-to-Coprocessor Copyright HyperTransport Consortium 2009 Adopted by Industry Leaders in Widest Range of Applications than Any Other Interconnect Technology Copyright HyperTransport Consortium 2009 Snapshot Formed 2001 Controls, Licenses, Promotes HyperTransport as Royalty-Free Open Standard World Technology Leaders among Commercial and Academic Members Newly Elected President Mike Uhler VP Accelerated Computing Advanced Micro Devices Copyright HyperTransport Consortium 2009 Industry Status and Trends Copyright HyperTransport Consortium 2009 Global Economic Downturn Tough State of Affairs for All Industries Consumer Markets Crippled with Long-Term to Recovery Commercial Markets Strongly Impacted Copyright HyperTransport Consortium 2009 Consequent Business Focus Cost Effectiveness No Redundancy Frugality Copyright HyperTransport Consortium 2009 Downturn Breeds Opportunities Reinforced Need for More Optimized, Cost-Effective Computing
  • A Unified Memory Network Architecture for In-Memory

    A Unified Memory Network Architecture for In-Memory

    A Unified Memory Network Architecture for In-Memory Computing in Commodity Servers Jia Zhan∗, Itir Akgun∗, Jishen Zhao†, Al Davis‡, Paolo Faraboschi‡, Yuangang Wang§, and Yuan Xie∗ ∗University of California, Santa Barbara †University of California, Santa Cruz ‡HP Labs §Huawei Abstract—In-memory computing is emerging as a promising largely residing in main memory, they also pose significant paradigm in commodity servers to accelerate data-intensive challenges in DRAM scaling, especially for memory capacity. processing by striving to keep the entire dataset in DRAM. To If the large dataset cannot fit entirely in memory, it has to address the tremendous pressure on the main memory system, discrete memory modules can be networked together to form a be spilled to disk, thus causing sub-optimal performance due memory pool, enabled by recent trends towards richer memory to disk I/O contention. Unfortunately, with the current DDRx interfaces (e.g. Hybrid Memory Cubes, or HMCs). Such an inter- based memory architecture, the scaling of DRAM capacity memory network provides a scalable fabric to expand memory falls far behind the growth of dataset size of in-memory capacity, but still suffers from long multi-hop latency, limited computing applications [12]. A straightforward approach to bandwidth, and high power consumption—problems that will continue to exacerbate as the gap between interconnect and increase memory capacity is to add more CPU sockets for transistor performance grows. Moreover, inside each memory additional memory channels. However, this will introduce module, an intra-memory network (NoC) is typically employed to significant hardware cost [13]. Moreover, in a multi-socket connect different memory partitions.
  • Introduction to AGP-8X

    Introduction to AGP-8X

    W H I T E P A P E R Introduction to AGP-8X Allan Chen Jessie Johnson Angel Suhrstedt ADVANCED MICRO DEVICES, INC. One AMD Place Sunnyvale, CA 94088 Page 1 Introduction to AGP-8X May 10, 2002 W H I T E P A P E R Background Tremendous efforts have been made to improve computing system performance through increases in CPU processing power; however, I/O bottlenecks throughout the computing platform can limit the system performance. To eliminate system bottlenecks, AMD has been working with industry leaders to implement innovative technologies including AGP, DDR SDRAM, USB2.0, and HyperTransport™ technology. This white paper will provide an overview of the latest graphics subsystem innovation: AGP-8X. Introduction The Accelerated Graphics Port (AGP) was developed as a high-performance graphics interface. It alleviates the PCI graphics bottleneck by providing high bandwidth throughput and direct access to system memory. The new AGP3.0 specification adds an 8X mode definition, which doubles the maximum data transfer rate from the previous high reached with AGP-4X by doubling the amount of data transferred per AGP bus cycle. Figure 1 shows the graphic interface bandwidth performance evolution from PCI to AGP-8X. In this figure, AGP3.0 refers to the specific AGP interface specification. AGP-1X, AGP-2X, AGP-4X and AGP-8X represent the data transfer speed mode. Graphics Interface Peak Bandwidth 2500 2000 1500 1000 Bandwidth (MB/s) 500 0 PCI AGP1X AGP2X AGP4X AGP8X AGP 1.0 Specification AGP 2.0 Specification AGP 3.0 Specification Figure 1: Available bandwidth of different graphic interfaces.
  • An FPGA Based Verification Platform for Hypertransport 3.X

    An FPGA Based Verification Platform for Hypertransport 3.X

    An FPGA based Verification Platform for HyperTransport 3.x Heiner Litz Holger Froening Maximilian Thuermer Ulrich Bruening University of Heidelberg Computer Architecture Group Germany {heiner.litz, holger.froening, ulrich.bruening}@ziti.uni-heidelberg.de ABSTRACT ware (HW/SW) co-verification Field Programmable Gate In this paper we present a verification platform designed Arrays (FPGAs) have several advantages compared to for HyperTransport 3.x (HT3) applications. It is intended to Electronic Design Automation (EDA) tools. FPGAs allow be used in computing environments in which it is directly to run prototypes in real world environments, in which both connected over a HyperTransport link to the main CPUs. hardware modules and software layers can be verified in an No protocol conversions or intermediate bridges are neces- early prototyping stage. However, the drawback is that sary, which results in a very low latency. An FPGA tech- FPGA-based verification platforms have to be specially nology is chosen due to of its reconfigurability. The main designed for certain applications, in particular if the appli- challenge of this work is the implementation of an HT3 cation is based on a new technology. link using FPGA technology. We provide a design space The verification platform presented here connects to a exploration in order to find the most suitable I/O technol- HyperTransport (HT) link. HyperTransport 2.x (HT2) ogy. This includes verification of the HyperTransport-spe- [1][2] is an established technology for chip-to-chip connec- cific signal levelling, the development of an I/O tions offering a very low latency and a high bandwidth. It is architecture supporting a link width of up to 16 lanes with used in all major AMD processors, including the Opteron source synchronous clocking and a clocking scheme to [3].
  • AMD's Early Processor Lines, up to the Hammer Family (Families K8

    AMD's Early Processor Lines, up to the Hammer Family (Families K8

    AMD’s early processor lines, up to the Hammer Family (Families K8 - K10.5h) Dezső Sima October 2018 (Ver. 1.1) Sima Dezső, 2018 AMD’s early processor lines, up to the Hammer Family (Families K8 - K10.5h) • 1. Introduction to AMD’s processor families • 2. AMD’s 32-bit x86 families • 3. Migration of 32-bit ISAs and microarchitectures to 64-bit • 4. Overview of AMD’s K8 – K10.5 (Hammer-based) families • 5. The K8 (Hammer) family • 6. The K10 Barcelona family • 7. The K10.5 Shanghai family • 8. The K10.5 Istambul family • 9. The K10.5-based Magny-Course/Lisbon family • 10. References 1. Introduction to AMD’s processor families 1. Introduction to AMD’s processor families (1) 1. Introduction to AMD’s processor families AMD’s early x86 processor history [1] AMD’s own processors Second sourced processors 1. Introduction to AMD’s processor families (2) Evolution of AMD’s early processors [2] 1. Introduction to AMD’s processor families (3) Historical remarks 1) Beyond x86 processors AMD also designed and marketed two embedded processor families; • the 2900 family of bipolar, 4-bit slice microprocessors (1975-?) used in a number of processors, such as particular DEC 11 family models, and • the 29000 family (29K family) of CMOS, 32-bit embedded microcontrollers (1987-95). In late 1995 AMD cancelled their 29K family development and transferred the related design team to the firm’s K5 effort, in order to focus on x86 processors [3]. 2) Initially, AMD designed the Am386/486 processors that were clones of Intel’s processors.
  • SMBIOS Specification

    SMBIOS Specification

    1 2 Document Identifier: DSP0134 3 Date: 2019-10-31 4 Version: 3.4.0a 5 System Management BIOS (SMBIOS) Reference 6 Specification Information for Work-in-Progress version: IMPORTANT: This document is not a standard. It does not necessarily reflect the views of the DMTF or its members. Because this document is a Work in Progress, this document may still change, perhaps profoundly and without notice. This document is available for public review and comment until superseded. Provide any comments through the DMTF Feedback Portal: http://www.dmtf.org/standards/feedback 7 Supersedes: 3.3.0 8 Document Class: Normative 9 Document Status: Work in Progress 10 Document Language: en-US 11 System Management BIOS (SMBIOS) Reference Specification DSP0134 12 Copyright Notice 13 Copyright © 2000, 2002, 2004–2019 DMTF. All rights reserved. 14 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems 15 management and interoperability. Members and non-members may reproduce DMTF specifications and 16 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to 17 time, the particular version and release date should always be noted. 18 Implementation of certain elements of this standard or proposed standard may be subject to third party 19 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations 20 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose, 21 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or 22 inaccurate identification or disclosure of such rights, owners or claimants.
  • Six-Core AMD Opteron™ Processor with AMD

    Six-Core AMD Opteron™ Processor with AMD

    AMD最新テクノロジーアップデート －HPCへの取り組み－ 日本AMD株式会社 マーケティング＆ビジネス開発本部 エンタープライズプロダクトマーケティング部 部長 山野 洋幸 AMD’s HPC Product Portfolio Energy efficient CPU and discrete GPU processors focused on addressing the most demanding HPC workloads Multi-core x86 Processors • Outstanding Performance • Superior Scalability • Enhanced Power Efficiency Professional Graphics • 3D Accelerators For Visualization • See More and Do More with Your Data ATI Stream Computing • GPU Optimized For Computation • Massive Data-parallel Processing • High Performance Per Watt 2 | AMD HPC Product Portfolio Update @ SC’09 | November 30, 2009 For more information be sure to visit AMD at SC’09 booth #1417 AMD’s HPC Product Portfolio Energy efficient CPU and discrete GPU processors focused on addressing the most demanding HPC workloads Multi-core x86 Processors • Outstanding Performance • Superior Scalability • Enhanced Power Efficiency Professional Graphics • 3D Accelerators For Visualization • See More and Do More with Your Data ATI Stream Computing • GPU Optimized For Computation • Massive Data-parallel Processing • High Performance Per Watt 3 | AMD HPC Product Portfolio Update @ SC’09 | November 30, 2009 For more information be sure to visit AMD at SC’09 booth #1417 Planned Server Platform Roadmap 2006 2007 2008 2009 2010 2011 “Maranello” Socket G34 with AMD SR56x0 and SP5100 Magny-Cours New Architecture Six-Core AMD Opteron™ Processor with AMD way Chipset - Socket F(1207) with AMD SR56x0 and SP5100 Shanghai/Istanbul Platform 2/4 Enterprise Enterprise “Socket F (1207)” Socket F(1207)
  • Lista Sockets.Xlsx

    Lista Sockets.Xlsx

    Data de Processadores Socket Número de pinos lançamento compatíveis Socket 0 168 1989 486 DX 486 DX 486 DX2 Socket 1 169 ND 486 SX 486 SX2 486 DX 486 DX2 486 SX Socket 2 238 ND 486 SX2 Pentium Overdrive 486 DX 486 DX2 486 DX4 486 SX Socket 3 237 ND 486 SX2 Pentium Overdrive 5x86 Socket 4 273 março de 1993 Pentium-60 e Pentium-66 Pentium-75 até o Pentium- Socket 5 320 março de 1994 120 486 DX 486 DX2 486 DX4 Socket 6 235 nunca lançado 486 SX 486 SX2 Pentium Overdrive 5x86 Socket 463 463 1994 Nx586 Pentium-75 até o Pentium- 200 Pentium MMX K5 Socket 7 321 junho de 1995 K6 6x86 6x86MX MII Slot 1 Pentium II SC242 Pentium III (Cartucho) 242 maio de 1997 Celeron SEPP (Cartucho) K6-2 Socket Super 7 321 maio de 1998 K6-III Celeron (Socket 370) Pentium III FC-PGA Socket 370 370 agosto de 1998 Cyrix III C3 Slot A 242 junho de 1999 Athlon (Cartucho) Socket 462 Athlon (Socket 462) Socket A Athlon XP 453 junho de 2000 Athlon MP Duron Sempron (Socket 462) Socket 423 423 novembro de 2000 Pentium 4 (Socket 423) PGA423 Socket 478 Pentium 4 (Socket 478) mPGA478B Celeron (Socket 478) 478 agosto de 2001 Celeron D (Socket 478) Pentium 4 Extreme Edition (Socket 478) Athlon 64 (Socket 754) Socket 754 754 setembro de 2003 Sempron (Socket 754) Socket 940 940 setembro de 2003 Athlon 64 FX (Socket 940) Athlon 64 (Socket 939) Athlon 64 FX (Socket 939) Socket 939 939 junho de 2004 Athlon 64 X2 (Socket 939) Sempron (Socket 939) LGA775 Pentium 4 (LGA775) Pentium 4 Extreme Edition Socket T (LGA775) Pentium D Pentium Extreme Edition Celeron D (LGA 775) 775 agosto de
  • AMD SP5100 Databook 44409 Rev

    AMD SP5100 Databook 44409 Rev

    AMD SP5100 Databook Technical Reference Manual Rev. 1.70 P/N: 44409_sp5100_ds_pub © 2010 Advanced Micro Devices, Inc. 42133 Trademarks AMD, the AMD Arrow logo, Opteron, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Microsoft and Windows are registered trademarks of Microsoft Corporation. PCI Express is a registered trademark of PCI-SIG. USB is a registered trademark of USB Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. Disclaimer The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel, or otherwise, to any intellectual property rights are granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur.
  • AMD-XXXX(Tm) Device Data Sheet

    AMD-XXXX(Tm) Device Data Sheet

    AMD Product Brief - Preliminary Information AMD-8132TM HyperTransportTM PCI-X® 2.0 Tunnel Product Overview The AMD-8132TM HyperTransportTM PCI-X® 2.0 tunnel developed by AMD provides two PCI-X bridges designed to support PCI-X 266 transfer rates1.. The AMD-8132 tunnel is compliant with HyperTransportTM I/O Link Specification, Rev 2.0 including errata up to specification Rev 1.05c. The package is a 31 x 31 millimeter, 829 ball, flip-chip organic BGA. The core is 1.2 volts. Power dissipation is 7 watts. HyperTransportTM Features: PCI-X® Features: • HyperTransport tunnel with side 0, 16-bit input/ • Two PCI-X bridges: bridge A and bridge B. 16-bit output; and side 1, 16-bit input/16-bit • Each bridge supports a 64-bit data bus. output. • Each bridge supports Mode 1 PCI-X and • Either side can connect to the host or to a Conventional PCI protocol. Each bridge is downstream HyperTransport technology designed to support Mode 2 operation.1. compliant device. • In PCI-X Mode 2, bridges are designed to support transfer rates of 266 and 200 MHz.1. • Each side supports HyperTransport technology- defined reduced bit widths: 8-bit, 4-bit, and 2-bit. • In PCI-X Mode 1, bridges support transfer rates of 133, 100, 66, and 50 MHz. • Each side supports transfer rates of 2000, 1600, • In PCI mode, bridges support transfer rates of 1200, 1000, 800, and 400 mega-bits per second 66, 50, 33, and 25 MHz. per wire. • Independent transfer rates and operational • Maximum bandwidth is 8 gigabytes per second modes for each bridge.
  • Dell EMC Poweredge R240 Technical Guide

    Dell EMC Poweredge R240 Technical Guide

    Dell EMC PowerEdge R240 Technical Guide Regulatory Model: E57S Series Regulatory Type: E57S001 June 2021 Rev. A03 Notes, cautions, and warnings NOTE: A NOTE indicates important information that helps you make better use of your product. CAUTION: A CAUTION indicates either potential damage to hardware or loss of data and tells you how to avoid the problem. WARNING: A WARNING indicates a potential for property damage, personal injury, or death. © 2018 2021 Dell Inc. or its subsidiaries. All rights reserved. Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners. Contents Chapter 1: Product overview......................................................................................................... 5 Introduction...........................................................................................................................................................................5 New technologies................................................................................................................................................................ 5 Chapter 2: System features...........................................................................................................7 Product comparison............................................................................................................................................................ 7 Product specifications........................................................................................................................................................8
  • 2.2 Memory Hierarchies for Reconfigurable

    2.2 Memory Hierarchies for Reconfigurable

    Computer Engineering 2010 Mekelweg 4, 2628 CD Delft The Netherlands http://ce.et.tudelft.nl/ MSc THESIS General Purpose Computing with Reconfigurable Acceleration Anthony Arthur Courtenay Brandon Abstract In this thesis we describe a new generic approach for accelerating software functions using a reconfigurable device connected through a high-speed link to a general purpose system. In order for our solu- tion to be generic, as opposed to related ISA extension approaches, we insert system calls into the original program to control the re- configurable accelerator using a compiler plug-in. We define specific mechanisms for the communication between the reconfigurable de- vice, the host general purpose processor and the main memory. The reconfigurable device is controlled by the host through system calls provided by the device driver, and initiates communication by raising interrupts; it further has direct accesses to the main memory (DMA) operating in the virtual address space. To do so, the reconfigurable device supports address translation, while the driver serves the de- vice interrupts, ensures that shared data in the host-cache remain coherent, and handles memory protection and paging. The system is implemented using a machine which provides a HyperTransport CE-MS-2010-28 bus connecting a Xilinx Virtex4-100 FPGA to the host. We evaluate alternative design choices of our proposal using an AES application and accelerating its most computationally intensive function. Our experimental results show that our solution is up to 5 faster than × software