DOCSLIB.ORG
Explore
Sign Up
Log In
Upload
Search
Home
» Tags
» 180 nm process
180 nm process
By Erika Azabache Villar a Thesis Submitted in Partial Fulfillment of The
An Area Efficient Sub-Threshold Voltage Level Shifter Using a Modified Wilson Current Mirror for Low Power Applications
Overview of CMOS Sensors for Future Tracking Detectors
A Area VLSI Design (SCL)
EP Activity Report 2015
A Survey of Analog-To-Digital Converters for Operation Under Radiation Environments
WP Microelectronics and Interconnections
Exploring the Ultimate Limits of Adiabatic Circuits
On the Effects of Total Ionizing Dose in Silicon-Germanium Bicmos Platforms
REPORT Moore's Law & the Value Transistor
System-On-Chip Design and Test with Embedded Debug Capabilities
Silicon Bicmos the Optimal Technology for RF Power Peter Gammel, Ph.D
The Design of Low Noise Amplifiers in Deep Submicron CMOS Processes: a Convex Optimization Approach
Nanometric Integrated Temperature and Thermal Sensors in CMOS-SOI Technology
A Bridge Too Far
Activity on the Design and Characterization of Front-End Electronics in the Frame of the PRIN09 Project
Introduction 1
UC Santa Barbara Dissertation Template
Top View
MOSFET Zero-Temperature-Coefficient (ZTC
Overview of CMOS Sensors for Future Tracking Detectors
MOSFET ZTC Condition Analysis for a Self-Biased Current Reference Design
Advanced Topics
Gaussian-Process-Based Surrogate for Optimization-Aided and Process-Variations-Aware Analog Circuit Design
Single Event Latchup: Hardening Strategies, Triggering Mechanisms, and Testing Considerations
The Coming Collapse of Moore's
Tsemiconductor Devices: Moore Marches On
Developments in IBM CMOS 130Nm SAR
On-Chip (Soc) Michele Riga, Iot/Embedded Business, Arm September, 2019
Moore's Law & the Real World
Qualitative Characterization of Single-Event Transient