DOCSLIB.ORG

January 1977 I

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
January 1977 I CALIFORNIA STATE UN:::VERSITY, NORTHRIDGE HICROPROCESSORS / A graduate p~ojc~t report s~~oitted in partial satisfaction of the requirements for the degree of Master of Science in Engineering .. I by Thor,las Carson Hecht ~- .January 1977 i The graduate project report of Thomas Carson Hecht is approved: California State University, Northridge Oitober 1976 ii TABLE OF CONTENTS TITLE PAGE i. 1-.PPROVAL PAGE i.i LIST OF FIGURES i.v ABSTRP.C'I' vii INTRODUCTION 1 INTRODUCTION 1'0 MICROPROCESSORS 3 THE 6800 HINIHAL SYSTEM 7 THE HICROCOMPUTER ... , .. ,~ .. c•<~c•••••••••••••,.tt•••••••.••,•·•••••-~~·•'~••oo 18 }!ICROELECTRONIC P.ESISTOiZS AND RESISTOR TRH'lMING 31 AJ!FL ICATT.O!'·! OF THE HICROCOI'-1PUTER TO LASER TRIH~llNG R),DJIR ERRORS AND THEIR CORRECTION 65 THE ERROR COF,RECI'TON SYSTEM •••••••c••••.,••••••••••••••• .. •-ta•••••·• 69 THE HICROPROCESSOR SYSTEN 34 LIHJ.TATWNS AND ACCURACY 97 SUNNARY 100 APPENDIX A 6800 IN.~)J'RUC.TIO.N S.&T •••••••••••••••••••• 102 APPEND IX E HOTOIWLA 6800 .CI.ROJ LTS -t.~ ...... ~ ... , ............. ~ ............... 105 lJ:'FENDIX C C.ALCJJL.A.TOR .CHIP DATA SH.EET •• , , .•••• , .•••.•••••••••••• llO 'I + .. .;:,. .. t •· II " • • • 115 BIBLlOGR.t,PHY ••••••••• otto'W ...... ll9 Li.i LIST OF FIGURES FIGURE 1: THE 6800 Mli'Hr·L'\L SYSTEH FIGURE 2: OPERATION OF THE ACIA FIGURE 3: OPERATION OF THE PIA FIGURE Lf: BLOCK DIAGRP..H OF THE PIA/CALCULATOR CHIP INTERFACE FIGURE 5: SCHEHATIC AND TRUTH TABLE OF THE PRIOP.ITY ENCODER FIGURE 6: SCHElv!ATIC OF THE QUAD AND FIGURE 7: SCHEHATIC OF 'I'JIE TNTERRUPT PRIORITY CIRCUIT FIGURE 8: LOCATIONS ADDRESSED BY THE MPU FOR DIFFERENT PRIORITY Ii'fTERlWPTS FIGURE 9: .tv1EHORY H1\P OF THE MICROCOl1PUTER FIGURE 10: CALCULATION OF RESISTANCE USING SQUARES AND SHEET RESISTANCE FIGURE 11: DIFFERENT TYPES OF TRIHS FIGURE 12: RESISTANCE AS A FUNCTION OF TRHllviiNG FIGURE 13: PLOT OF % OF INCREASE IN RESISTANCE VS. K (EQUATION {10)) FIGURE 14: COMPARISON OF THE SENSITIVITY OF S'i'RAIGHT AND 1-CUTS TO K FIGURE 15: 1-CUT TO GIVE MAXIMUH RESISTANCE FIGURE 16: RES IS TOR TRH'.!HED \.viTH A SERPENTINE CUT FIGURE 17: THE HANUl~L LASER TRU1t1I.i{G SYSTEH FIGURE 18: THE AUTOHATED LASER TRU1MING SYSTEH FIGURn 19: DIAGR/~.!1 OF THE PRORE C t;RD FIGURE 20: DIAGR.l\.1"1 OF THE PROBE CA.'{D, THE RE:FEk£NCE CARr, AND THE RELAY }<lATRIX FIGURE 21: SGHEHATIC OF THE RELA'l MA'i'RIX F.':i:GURE 22: i1TACRA.t'1 OF THE Omi HE fER i.v FIGURE 2.4: D IAGRP..J1 OF THE HON ITOR FIGURE 25:·SCHEMATIC OF THE CLIPPER CIRCUIT FIGURE 26: ".FLOWCHART OF THE AUTOMATED TRIM,"'liNG SYSTEM PROGRAM FIGURE 27: DIAGRP..N OF THE ±X DIRECTION COUNTER FIGURE 28: DIAGRlilvl OF THE ±Y DIRECTION COUNTER FIGURE 20· PRESENT RADAR/SPARS INTERFACE I I FIGURE 30: TUHNG OF THE RADAR/SPARS INTERFACE FIGURE 31: TIMING OF THE kADAR/HICROPROCESSOR SYSTEM/SPARS FlGURE 32; REAL TIHE RADA 1.\ ERROP. CORRECTION SYSTEM ':l":l· FIGURE -J.J• 30 VOLT TO FIVE VOLT, ZERO VOLT TO ZERO VOLT CONVERTER FIGURE J!:,; 5 VOLT TO 30 'IOL T, ZERO VOLT TO ZERO VOLT CONVERTER FIGURE 35: RADAR TO NICROPROCESSOR SYSTEM INTERFACE FIGURE 36: HICROPROCESSOR SYSTD1 TO SPARS INTERFACE FIGURE 37: PROGRA"'1 Mot-:ITOR CIRCUIT FIGURE 38: RELAY CONTROL CIRCUIT FIGURE 39: THE RELAY SYSTEl-1 FIGURE lfO: HEHORY REQUIREMENTS FOR TRIGONOMETRIC LOOK-UP TABLES FIGURE 41: VALUES STORED FOR VARIOUS FUNCTIONS AND ANGLES FIGURE l~.2: PROGRAl\1 FLOHCHART FOR HANDLING THE SIGN OF TRIGONOHETRIC FUNCTIONS FIGURE L13: SIZE AND Nm'lBER OF SIGNIFICANT DIGITS REQUIRED FOR THE RP.NGE COEFFICIENTS FIGURE i~4: SIZE AND NUHBl:;;R OF SIGNiFICANT ·DIGITS REQUIRED FOR THE AZIHUTH COEFFICIENTS v . /, <:; ' FIGURE -"C#J. SIZE AND NUNBER O:l? SICNIF1CAN1~ DIGITS REQCIRED FOR THE ELEVATION COEFFICIENTS FIGURE 1-t-6: TIME REQUIRED TO CALCULATE THE RADAR ERROR TERHS fiGURE 47: MPU DUTIES FIGURE 48: PORT INTERFACES BETWEEN THE MPU's FIGURE 49: ESTIMATED ERROR IN CALCULATING TI-lE ERROR EX:C'RESSIONS FIGURE I: l10TOROI .A HC6800 CLOCK I FIGURE II: HOTOROLA 11C6800 RESET CIRCUIT FIGURE III: HOTOROLA MC6800 HALT AND SINGLE CYCLE CIRCUIT FIGURE IV: HOI'OROLA MC6800 TELETYPEWRITER• INTERFACE vi ABSTRACT MICROPROCESSORS JIJW THEIR APPLICATIONS by Thomas Carson Hecht Haster of Science in Engineering January' 1"977 This paper chronicles the development of t\.vo microprocessor systems. It first provides an introduction to microprocessors and describes the design of a microcompucer • "l'l....l«e mlcroprocessor~. syscems. designed 6re used in process control and data processing applications. In tbe contro1. applicatiou the first microcomputer is :.Ised to aut:orr,ate a s~ntem that. uses a laser to trim microcircuit resistors. In ~he data precessing application the second microprocessor system is used for real time error correction of radar Jata. vi.i INTRODUCTION This r.eport describes two seperate projects. Whiie these projects are independent they both use microprocessors to solve technological problems. These two projects use microprocessors in both control and data processing applications. The first project uses a microprocessor in a control application. It consists of automating a laser tria1ming system. Laser trimming is a means of adjusting the resistance of an integrated circuit by cutting part of the resistor away. Because of the small size of t.hese resistors, laser trimming is a very delicate process. 1;-n1en done manually it could take hours to trim one integrated circuit. DndPr compu~e~ coLtrol the trimming time can be cut to minutes. This saving of time (and money) is the motivation for.the project. The second project considers the use of microprocessors in a data processing application. Electronic, mechanical, and environ- mental effects introduce errors iHto radar system>~, wh:i.ch in turn, results in errors in the radar data. It is possible to compensate fo~ these effects by using a set of radar error correction equations~ At present this co~npensati.on is not done in real time at Point Hugu. It would be desirable to have the corrected radar data available immediate} y aft·~ e an ope:cation. Accordingly, an invest igat:i.on was conducted into the possibility of using a microprocessor system to provide radar error correction in real tirue. The firs~ section of this report gives an overview of micro- 1 ,, L processors and deals with the development of a microcomputer. Follow- j_ng a genc-"ral discussion of microprocessors, the Motor-ola 6800 microprocessor system is covered in detail. This is followed by a description of a complete microcomputer system. The Eecond section of this report covers the application of the microcomputer to laser trimming. It begins with an int-roduction to microcircuit. resJ.stors and laeer trimming. This is followed by descriptions o:c the existing manual trimming system and the proposed 1- • ~ .L. new comp~ter controlled ~.-rlnHill.ng sys~.-em. The i: h:i.rd section of this report deals w1.th the appl icati.on of a microprocessor system to real time radar error correction. First the radar erro~ cquaticns are presented. This is followed by the description of the organizntion, the hardware, software~ and expected perforillanc8 of the real time er~or correction system. The fourth and last section of this repo.rt consists of st.:rnmary and conclusions. INTRODUCTION TO HICROPROCESSORS The first microprocessor was a by-product of the calculator industry. In the late sixties several different desk top calculators required several different custom l10S LSI circuits for each cnl- culator. In order to avoid developing all tl-1ese custorn chips~ an architecture vr01s developed that allm.;red many differE~nt calculators to be implemented with only four different chip types. Later it was realized that these ~our standard circuits wer~ flexible enough to be used jn other applications besides calculators. This development led to the fi:t~st microc:orcputer f£-.mily, thr:: Tnli3l MCS- 4, ~.;rhich "!J,cas ! marketed in 1971. Since then just about everyone has jumped on the microprocessor band.vmgon, either by designing a ne\v microprocessor. or else by using a microprocessor in a new application. The original microprocessor, the Intel MCS-4, marketed in 1971, vias a 4 bit machine. By 1975 many companies ,,iere offering 8 bit m:i.croproces.sors and a few companies \vere selling 16 bit microprocessors. By 1975 most major semiconductor companies, ~s well as a host of others, vwre off.erir.g their own microprocessors. At present tHo 8 bit microprocessors are the most popular, the Intel 8080 and the Hotorola 6800. The Intel 8080 enjoys a slight edge in popular:ity probably because of its being introduced f~rst. Bot1t microprocessors have the same basic computing capabilities and cost. If these capabilities '"er:e compared, a slight advantage 3 L;. held by Hotorola :in one ere13. (for example: .sddressing) wrmld be h:1lanced by a slight advantage held by Intel in ai1othe-r area(for example:interrupt handling). The Motorola 6800 microprocessor was selected as the basis for this project primarily because it requires o!'l.ly one pow·er supply(+ 5V) as opposed to the Intel 8080 v7hich requires three pouer supplies(+5V,-5V~ and+l2VL A microprocessor that is !'lewer t:ha.n both the U080 and the 6800 thet is w0rth mentioni~1g is the !1os Technology 6502. This device: ~vas developed by some of the same reople who had developed the 6800 for Notorolc.1, The Hos Technology 6502 has the sar.1e basic computing capabilities and cost as the 6800 and the 2080. The 6502, like the 6800 t requires only one power supply (a 1 so + SV). The innovative feature of the 6502 is its on-the-chip clock.
Load more

Recommended publications
  • Computer Architectures
    Computer Architectures Motorola 68000, 683xx a ColdFire – CISC CPU Principles Demonstrated Czech Technical University in Prague, Faculty of Electrical Engineering AE0B36APO Computer Architectures Ver.1.10 1 Original Desktop/Workstation 680X0 Feature 68000 'EC000 68010 68020 68030 68040 68060 Data bus 16 8/16 16 8/16/32 8/16/32 32 32 Addr bus 23 23 23 32 32 32 32 Misaligned Addr - - - Yes Yes Yes Yes Virtual memory - - Yes Yes Yes Yes Yes Instruct Cache - - 3 256 256 4096 8192 Data Cache - - - - 256 4096 8192 Memory manager 68451 or 68851 68851 Yes Yes Yes ATC entries - - - - 22 64/64 64/64 FPU interface - - - 68881 or 68882 Internal FPU built-in FPU - - - - - Yes Yes Burst Memory - - - - Yes Yes Yes Bus Cycle type asynchronous both synchronous Data Bus Sizing - - - Yes Yes use 68150 Power (watts) 1.2 0.13-0.26 0.13 1.75 2.6 4-6 3.9-4.9 at frequency of 8.0 8-16 8 16-25 16-50 25-40 50-66 MIPS/kDhryst. 1.2/2.1 2.5/4.3 6.5/11 14/23 35/60 100/300 Transistors 68k 84k 190k 273k 1,170k 2,500k Introduction 1979 1982 1984 1987 1991 1994 AE0B36APO Computer Architectures 2 M68xxx/CPU32/ColdFire – Basic Registers Set 31 16 15 8 7 0 User programming D0 D1 model registers D2 D3 DATA REGISTERS D4 D5 D6 D7 16 15 0 A0 A1 A2 A3 ADDRESS REGISTERS A4 A5 A6 16 15 0 A7 (USP) USER STACK POINTER 0 PC PROGRAM COUNTER 15 8 7 0 0 CCR CONDITION CODE REGISTER 31 16 15 0 A7# (SSP) SUPERVISOR STACK Supervisor/system POINTER 15 8 7 0 programing model (CCR) SR STATUS REGISTER 31 0 basic registers VBR VECTOR BASE REGISTER 31 3 2 0 SFC ALTERNATE FUNCTION DFC CODE REGISTERS AE0B36APO Computer Architectures 3 Status Register – Conditional Code Part USER BYTE SYSTEM BYTE (CONDITION CODE REGISTER) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 T1 T0 S 0 0 I2 I1 I0 0 0 0 X N Z V C TRACE INTERRUPT EXTEND ENABLE PRIORITY MASK NEGATIVE SUPERVISOR/USER ZERO STATE OVERFLOW CARRY ● N – negative ..
    [Show full text]
  • ED135388.Pdf
    DOCUMENT RESUME ED 135 388 IB 004 499 AUTHOR Kirby, Paul J.; Gardner, Edward M. Tin! Microcomputer Controlled, interactive Testing Terminal Development. INSTITUTION Air Force Human Resources lab., Lowry AFB, Colo. Technical Training Div. SPONS AGENCY Air Force Human Resources Lab., Brooks AFB, Texas. REPORT NO AIHEI-TR-76-66 PUB DATE Oct 76 NOTE 27p. EDRS PRICE MF-$0.83 HC-$2.06 Plus Postage. DESCRIPTORS Autcinstructional Aids; Computer Programs; *Computer Science; *Individual Tests; Man Machine Systems; Self Pacing Machines; *Testing; *Test Scoring Machines IDENTIFIERS Microcomputers ABSTRACT The evolution of a self-contained test scoring terminal is presented. The rationale for thedesign is presented along with an evolutionary description ofthe requirements for the system. The sequence of software andhardware tools, which were developed in order to build the device, are alsodescribed in this report. The resulting device,which contains an imbedded microcomputer is functionally described and the testingstrategies which it cur.rently supports axe presented.(Author) *********************************************************************** * Dcraents acquired by ERIC include many informalunpublished * *materls not available from other sources. ERICmakes every effort * *to obtain tbe best copyavailable. Nevertheless, items of marginal * *reproducibility are often encountered andthis affects the quality * *of the microfiche and hardcopyxeproductions ERIC makes available * *via the ERIC Document ReproductionService (EDRS). EDRS is not * *responsible
    [Show full text]
  • Technician's Guide to 68HC11 Microcontroller.Pdf
    chapter 1 Introduction to Computer Hardware Objectives I ntr odu ct ion to Com put er H ardw are After completing this chapter, you should be able to: ◗ Describe the fundamental elements of every computer system: proces- sor, memory, and input/output ◗ Compare elements of the HC11 block diagram to the fundamentals of every computer system ◗ Describe the use of busses to connect computer elements ◗ Explain the three major functional units of a processor ◗ Illustrate the typical registers inside the processor ◗ List the HC11 processor registers ◗ Discuss the HC11 processor modes ◗ Compare and contrast various memory types ◗ Describe the on-chip memory of the HC11 ◗ Specify input/output functions present on most computers ◗ Use some basic BUFFALO commands to control the EVBU Outline ◗ 1.1 Elements of Every Computer ◗ 1.2 Elements of Processors ◗ 1.3 Introduction to Memory ◗ 1.4 Memory Types ◗ 1.5 Input/Output 1 ◗ 1.6 EVBU/BUFFALO Technician’s Guide to the 68HC11 Microcontroller Introduction Computer systems have been developed for a variety of functions and purposes. General-application desktop machines are the most common. They run a variety of software applications, such as word processing, financial management and data processing. They have all but replaced the typewriter as a necessary business tool. Computers are also present in automobiles, appliances, airplanes and all types of controllers and electromechanical devices. Despite the differences among these computer systems, they all share fundamental components and design. The purpose of this chapter is to provide an understanding of the fundamental components of a computer system. A conceptual presentation regarding the elements of every computer system is made with sufficient detail to establish a foundation for these concepts.
    [Show full text]
  • Part 21 Rept Re Marking of Motorola 8-Bit Microprocessor Family
    . o *" ']w', ('', , . 1, ;, * , ' i VICTOREEN, INC. - 10101 WDODLAND AVE., CLE(ELAND, DillD 44104 . VICTOREEN "" "*:'''*1'****** = m i n o l a :'' * * * ' August 19, 1983 'i ' . ' U. S. Nuclear Regulatory Commission Region III 799 Roosevelt Road Glen Allyn, IL 60137 . Attentior. Mr. Robert Gregor Subject: 10CFR21 Repertable Data . Reference: Phone conversation of 8/18/83 Dear Mr. Gregor: In accordance with 10CFR21, VICT0REEN, INC. shall use this letter to formally document our phone co'nversation of 8/18/83 as well as transmit our written report. On 8/18/83, your department was notified by phone . of a potential defect involving the marking of the Motorola 8-Bit Microprocessor (MPU's) Family. The defect involves the letter designa- tion utilized on the Hi-Re1 products which was changed to indicate tem- perature classifications of the microprocessor. What follows is the written report required as per 10CFR21 Paragraph 21.21 b2 and b3., , MD Ref: B3.i.) q VICTOREEN, INC. t 10101 Woodland Avenue ,g O-[* Cleveland, Ohio 44104 /k Attention: Roger Zimmerman, Q. A. Manager, and Attention: Ken Stafford, Reliability Manager | | Ref: B3.ii) i The facilities which may contain the basic component is as follows: Facility Type of VICTOREEN Equipment . Midland, Units 1 & 2 Quantity of 12 Class IE Area Radiation Monitors Model No. M861CD Indian Point Ouantity of 2 Class 1E High i Range Containment Monitor Model No. M861CD h , s p 8309070411 830831 g gDRADOCK05000 A shener o obe comoreon sues.o ry | . m . _ _ ._ . d - . P:gs 2 - , ~ . U. S. Nuclear Regulatory Commission , . Region III Clen Allyn, IL 60137 ,.
    [Show full text]
  • Eindhoven University of Technology MASTER Embedded Sensing Platform for Smart Urban Spaces Garza Salas, A
    Eindhoven University of Technology MASTER Embedded sensing platform for smart urban spaces Garza Salas, A. Award date: 2015 Link to publication Disclaimer This document contains a student thesis (bachelor's or master's), as authored by a student at Eindhoven University of Technology. Student theses are made available in the TU/e repository upon obtaining the required degree. The grade received is not published on the document as presented in the repository. The required complexity or quality of research of student theses may vary by program, and the required minimum study period may vary in duration. General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain Embedded Sensing Platform for Smart Urban Spaces Eindhoven University of Technology Faculty of Electrical Engineering Royal Philips N.V. - Research Master Embedded Systems Author: Amado Garza Salas - 0827000 [email protected] Date: 9 January 2015 Supervisors: prof. dr. ir. Gerard de Haan dr. ir. Frank van Heesch ir. Ruben Rajagopalan Acknowledgement I would like to express my gratitude towards prof. dr. ir. Gerard de Haan for providing me with this opportunity, as well as for his involvement, supervision and support during the realization of this project.
    [Show full text]
  • Addressing Mode 1 Addressing Mode
    Addressing mode 1 Addressing mode Addressing modes are an aspect of the instruction set architecture in most central processing unit (CPU) designs. The various addressing modes that are defined in a given instruction set architecture define how machine language instructions in that architecture identify the operand (or operands) of each instruction. An addressing mode specifies how to calculate the effective memory address of an operand by using information held in registers and/or constants contained within a machine instruction or elsewhere. In computer programming, addressing modes are primarily of interest to compiler writers and to those who write code directly in assembly language. Caveats Note that there is no generally accepted way of naming the various addressing modes. In particular, different authors and computer manufacturers may give different names to the same addressing mode, or the same names to different addressing modes. Furthermore, an addressing mode which, in one given architecture, is treated as a single addressing mode may represent functionality that, in another architecture, is covered by two or more addressing modes. For example, some complex instruction set computer (CISC) computer architectures, such as the Digital Equipment Corporation (DEC) VAX, treat registers and literal/immediate constants as just another addressing mode. Others, such as the IBM System/390 and most reduced instruction set computer (RISC) designs, encode this information within the instruction. Thus, the latter machines have three distinct instruction codes for copying one register to another, copying a literal constant into a register, and copying the contents of a memory location into a register, while the VAX has only a single "MOV" instruction.
    [Show full text]
  • Electronic Design Automation Software the Aha! Moment
    THE AUTHORITY ON EMERGING TECHNOLOGIES FOR DESIGN SOLUTIONS March 2015 electronicdesign.com Powered by 503EDECover-Tip.indd 1 2/2/15 2:56 PM 150112_BOMM_ELECDES_US.indd 1 1/5/15 4:26 PM SMT Assembly for Engineers THE AUTHORITY ON EMERGING TECHNOLOGIES FOR DESIGN SOLUTIONSS March 2015 electronicdesign.com Powered by 300 Watts. Zero Wait. Coilcraft PL300 Series planar transformers. Stacked with performance. Available from stock. We’ve packed a lot of performance into our Best of all, these Coilcraft planars are new compact planar transformers. Rated available from stock, so order your free for 300 Watts, the PL300 Series offers DCR evaluation samples today! as low as 7.2 mOhms and leakage induc- Learn more about the tance down to 0.25 µH. PL300 and its 160 Watt They are AEC-Q200 Grade 1 qualifed companion, the PL160, for automotive applications and provide by visiting us online at 1500 Vrms primary-to-secondary isolation. www.coilcraft.com/PL. Coilcraft also offers the 160 W rated PL160 Series ® WWW.COILCRAFT.COM Keysight W2211BP Advanced Design System electronic design automation software The Aha! moment. W2351EP ADS DDR4 Compliance Test Bench We’ll help you feel it. It takes more than silicon to push the limits of DDR memory. It also takes gray matter. The stuff inside your head. A brain capable of genuine insight. If you’re a DDR design engineer, we can give you expert advice from some of the brightest minds in the measurement world. And our end-to-end solutions range from simulation software to advanced hardware. Working together, they can help you determine precisely where your memory challenges are and how to overcome them.
    [Show full text]
  • 68000 MICROPROCESSOR Also by the Author from TAB BOOKS Inc
    MASTERING THE 68000 MICROPROCESSOR Also by the Author from TAB BOOKS Inc. 1656 The Programming Guide to the Z80™ Chip MASTERING THE MICROPROCESSOR PHILLIP R. ROBINSON FIRST EDITION FIRST PRINTING Copyright © 1985 by TAB BOOKS Inc. Printed in the United States of America Reproduction or publication of the content in any manner, without express permission of the publisher, is prohibited. No liability is assumed with respect to the use of the information herein. Library of Congress Cataloging in Publication Data Robinson, Phillip R. Mastering the 68000 microprocessor. On t.p. the registered trademark symbol "TM" is superscript following "6800" in the title. Includes index. 1. Motorola 68000 (Microprocessor) I. Title. QA76.8.M6895R63 1985 001.64 85-4666 ISBN 0-8306-0886-9 ISBN 0-8306-1886-4 (pbk.) MC68000 is a trademark of Motorola Inc. Contents Preface ix Acknowledgments xi Introduction xv 1 Why Bother About Microprocessors? 1 Power and Popularity 1 Standardization Versus Specialization 3 Cost and Yield 3 Intel's Breakthrough 4 Microprocessor Evolution 5 Microprocessors and Microcomputers 6 Software Versus Hardware 7 Compatibility and Chip Families 7 2 Architecture 9 History and Design Philosophy 9 68000 History-Power Versus Compatibility 8, 16, or 32 Bits 11 Buses 13 Data Bus-Address Bus-Control Bus Registers 15 General Purpose-Special Purpose Arithmetic LogiC Unit 17 Decoder 17 Prefetch Queue 19 Addressing Modes 20 Data Types 20 Instructions 20 Operating Modes 20 Speed 21 Interrupts and Exceptions 22 3 Registers 23 Register Advantages 23
    [Show full text]
  • A Sheffield Hallam University Thesis
    Behavioural specification and simulation of minimum configuration computer systems. GORTON, Ian. Available from the Sheffield Hallam University Research Archive (SHURA) at: http://shura.shu.ac.uk/19708/ A Sheffield Hallam University thesis This thesis is protected by copyright which belongs to the author. The content must not be changed in any way or sold commercially in any format or medium without the formal permission of the author. When referring to this work, full bibliographic details including the author, title, awarding institution and date of the thesis must be given. Please visit http://shura.shu.ac.uk/19708/ and http://shura.shu.ac.uk/information.html for further details about copyright and re-use permissions. i ?3>0Hr Sheffield City Polytechnic Library REFERENCE ONLY ProQuest Number: 10697008 All rights reserved INFORMATION TO ALL USERS The quality of this reproduction is dependent upon the quality of the copy submitted. In the unlikely event that the author did not send a com plete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion. uest ProQuest 10697008 Published by ProQuest LLC(2017). Copyright of the Dissertation is held by the Author. All rights reserved. This work is protected against unauthorized copying under Title 17, United States C ode Microform Edition © ProQuest LLC. ProQuest LLC. 789 East Eisenhower Parkway P.O. Box 1346 Ann Arbor, Ml 48106- 1346 Behavioural Specification and Simulation of Minimum Configuration Computer Systems by Ian Gorton BSc A thesis submitted to the Council for National Academic Awards in partial fulfilment of the requirements for the degree of Doctor of Philosophy.
    [Show full text]
  • N O T I C E This Document Has Been Reproduced From
    N O T I C E THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE h80-17t1t^ (HASA—C'Li-163038) PhELIMINAhY UES1GN L'ATA PACKAGE, API'ENUIX L (mouth L4ast 1*-'C111)o1oyY, CSLL 13E Inc.) 239 p ,!L All/Lit AU 1 Gilclas GJ /85 ^787.s ^ kp ^p I S WTH COOT TECHNOLOGY, INC. Santa Barbara,. Callfotnl* n 's k 4 A P P E N D I X C PRELIMINARY DESIGN DATA PACKAGE PREPARED FOR: JET PROPULSION LABORATORIES CONTRACT NUMBER 955189 PREPARED BY: SOUTH COAS1 TECHNOLOGY, INC. P. 0. BOX 3265 SANTA BARBARA, CALIFORNIA 93105 JULY 25, 1979 f LW IJ LJ E) (O'^, /^^ J TABLE OF CONTENTS Page INTRODUCTI ON . 1 2. DESIGN METHODOLOGY AND ASSUMPTIONS . 2 2.1 Design Philosophy . 2 2.2 Propulsion System . 5 2.3 Chassis Systems . 16 2.4 Body/Structure . 19 3. DEVELOPMENT REQUIREMENTS . 28 3.1 Major Areas of Technology Development . 28 3 .2 Controls . 29 3.3 Heat Engine . 32 3 .4 Batteries . 38 4. DESCRIPTION OF NTHV PRELIMINARY DESIGN . 41 4 .1 Propulsion System. , . 53 4.1.1 System Description . 53 4.1.2 System Controller . 57 4.1.3 Heat Engine and Controls . 145 4.1.4 Motor and Motor Controls . 159 4.1.5 Batteries and Battery Charger . 174 4.1.6 Transmission and Rear Axle . 187 4.1.7 Accessory Power . 192 4.2 Chassis Systems . 195 4 .3 Body . 199 4.4 Vehicle System Characteristics .
    [Show full text]
  • A-Level Electronics Major Project Theodore Markettos
    A-level Electronics Major Project Home Automation System Theodore Markettos 25th March 1997 PDF conversion by GhostScript 5.10 Copyright Theo Markettos 1997. This may be used for educational and non-profit making purposes 2 only. The author may be reached at [email protected] Contents Summary ............................................................................1 Part 1: The microprocessor system Choice of microprocessor ................................................3 Rest of microprocessor system ........................................5 RAM ................................................................................5 ROM ................................................................................5 Modem connection ........................................................6 Real time clock and timing ............................................6 Other inputs/outputs ........................................................7 Memory map ........................................................................8 Revisions ........................................................................9 Microprocessor control signals ........................................11 Clock................................................................................11 Reset and Halt ................................................................12 Function code outputs (FC0-FC2) ................................14 Interrupt control lines (/IPL0-/IPL2) ................................14 Bus arbitration control line (/BR, /BG, /BGACK)
    [Show full text]
  • MC68332 32-Bit Modular Microcontroller
    Freescale Semiconductor, Inc. Order this document by MC68332TS/D Rev. 2 MC68332 Technical Summary 32-Bit Modular Microcontroller 1 Introduction The MC68332, a highly-integrated 32-bit microcontroller, combines high-performance data manipula- tion capabilities with powerful peripheral subsystems. The MCU is built up from standard modules that interface through a common intermodule bus (IMB). Standardization facilitates rapid development of devices tailored for specific applications. The MCU incorporates a 32-bit CPU (CPU32), a system integration module (SIM), a time processor unit . (TPU), a queued serial module (QSM), and a 2-Kbyte static RAM module with TPU emulation capability c (TPURAM). n I The MCU can either synthesize an internal clock signal from an external reference or use an external , r clock input directly. Operation with a 32.768-kHz reference frequency is standard. The maximum sys- o tem clock speed is 20.97 MHz. System hardware and software allow changes in clock rate during op- t eration. Because MCU operation is fully static, register and memory contents are not affected by clock c rate changes. u d High-density complementary metal-oxide semiconductor (HCMOS) architecture makes the basic power n consumption of the MCU low. Power consumption can be minimized by stopping the system clock. The o CPU32 instruction set includes a low-power stop (LPSTOP) command that efficiently implements this c capability. i m e S e l a c s e e r F This document contains information on a new product. Specifications and information herein are subject to change without notice. © MOTOROLA INC., 1993, 1996 For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc.
    [Show full text]