DOCSLIB.ORG

Thesis Rests with Its Author

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Thesis Rests with Its Author University of Bath PHD A multi-family multi-processor education and development system. Whitworth, P. F. Award date: 1983 Awarding institution: University of Bath Link to publication Alternative formats If you require this document in an alternative format, please contact: [email protected] General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain • You may freely distribute the URL identifying the publication in the public portal ? Take down policy If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim. Download date: 08. Oct. 2021 A MULTI-FAMILY MULTI-MICROPROCESSOR EDUCATION AND DEVELOPMENT SYSTEM submitted by P. F. Whitworth for the degree of Ph. D of the University of Bath 1983 COPYRIGHT Attention is drawn to the fact that copyright of this thesis rests with its author. This copy of the thesis has been supplied on condition that anyone who consults it is understood to recognise that its copyright rests with its author and that no quotation from the thesis and no information derived from it may be published without the prior written consent of the author. This thesis may not be consulted, photocopied or lent to other libraries without the permission of the author for four years from the date of acceptance of the thesis. ProQuest Number: U641726 All rights reserved INFORMATION TO ALL USERS The quality of this reproduction is dependent upon the quality of the copy submitted. In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion. uest. ProQuest U641726 Published by ProQuest LLC(2015). Copyright of the Dissertation is held by the Author. All rights reserved. This work is protected against unauthorized copying under Title 17, United States Code. Microform Edition ® ProQuest LLC. ProQuest LLC 789 East Eisenhower Parkway P.O. Box 1346 Ann Arbor, Ml 48106-1346 To Jim. my Father Joan, my Mother and Margaret, my Wife Contents Summary iv Abbreviations v Chapter 1 Introduction 1 Chapter 2 Educational Requirements 5 Chapter 3 Existing Systems 12 Chapter 4 Bus Structures 30 4.1 The Zilog Z80 Microprocessor 35 4.2 The Motorola M6800 Microprocessor 37 4.3 The Intel 8085 Microprocessor 39 4.4 The Mos Technology 6502 Microprocessor 40 4.5 The National Semiconductor INS8060 41 4.6 The Texas 9900 Microprocessor 42 4.7 The Intel 8086 Microprocessor 45 4.8 The Zilog Z8000 Microprocessor 47 4.9 The Motorola M68000 Microprocessor 50 4.10 The Motorola M6809 Microprocessor 52 4.11 The Ferranti FIOOL Microprocessor 53 4.12 The VAX 11/780 57 4.13 Bus Structures I Summary 61 Chapter 5 The Memory McUiager 65 5.1 Introduction 65 5.2 Fixed Window Memory Manager 66 5.3 Single Window Memory Manager 66 5.4 Multi-window Memory Manager 68 5.5 Integrated Host/Slave Memory Management 68 5.6 Variable Page Size Memory Management 69 i 5.7 The New Memory Management Scheme 70 5.8 Memory Manager Specification 75 5.9 Memory Manager Initialization 78 5.10 Provision for Direct Memory Access 80 Chapter 6 Hardware Description 83 6.1 System Layout Considerations 83 6.2 The Processor 85 6.3 The Visual Display Unit 88 6.4 Input/Output 91 6.5 Board 1: Miscellaneous Functions 93 6.6 Read Only Memory 95 6.7 Random Access Memory 98 6.8 The Memory Management Unit 101 6.9 Board 2: Miscellaneous Functions 104 6.10 ,The 'Softy* Board 109 6.10.1 Facilities 111 6.10.2 The Softy Processor 112 6.10.3 The Random Access Memory Buffer 115 6.10.4 The Softy Display 116 6.10.5 EPROM Programming 119 6.10.6 Softy Modifications 120 Chapter 7 Master/Slave Interfacing 128 8 The Target Microcomputers 135 8.1 Specification 135 8.2 The M6800 CPU Board 136 8.3 The M6800 Interface 142 8.3.1 Wait State Generation 145 8.3.2 Bus Avallability Detection 149 8.3.3 Control Signal Generation 151 8.3.4 M6800 Static Control 153 8.4 The Motorola M68000 155 8.5 The Motorola M68000 Interface 161 8.6 The Intel 8086 168 8.7 The Intel 8086 Interface 174 8.8 The Ferranti FIOOL 178 8.9 The Zilog Z8000 179 8.10 Summary 180 Chapter 9 Support Peripherals 183 9.1 Floppy Disk Interface 183 9.2 Prestel Interface 188 9.3 High Resolution Graphics 189 9.4 Audio Spectrum Analyser 191 9.5 «Other System Peripherals 192 9.6 Summary 194 Chapter 10 Conclusions 195 11 References 199 12 Bibliography 202 13 Acknowledgements 218 14 Appendices 219 15 Tables and Figures 220 III SUMMARY The rapid development of the microprocessor has not been matched by the development of equipment to assist in the education of those who must use the devices. As a result several different methods, based upon equipment designed for other tasks, have become predominant. This dissertation examines each of the commonly employed approaches and compares their advantages and disadvantages. From this examination, a specification for a system designed primarily to support microprocessor users through both the stages of their own development, and those of the equipment they design. The implementation of a system based upon this specification (the main feature of which is the use of several microprocessors to assist the user) is shown for several common microprocessor families. The thesis contains both an appraisal of the future viability of the concept and a bibliography of recent papers in the field of microprocessor education. iv Abbreviations This section lists the principal abbreviations used. Others (such as the names of signals) are given on their first occurence In the text. CPU Central Processing Unit Direct Memory Access ECL Emitter Coupled Logic EPROM Eraseable Programmable Read Only Memory IC Integrated Circuit IQ Input/Output LED Light Emitting Diode LSI Large Scale Integration LSTTL Low Power Schottky Transistor Transistor Logic RAM Random Access Memory ROM Read Only Memory TTL Transistor Transistor Logic VDU Visual Display Unit 1. Introduction The field of electronics Is widely regarded as being the fastest moving of the many facets of human endeavour. It Is also generally accepted that the fastest developing area within the field of electronics Is that associated with the development of the Integrated circuit computer: the microprocessor. The explosive growth of this field dates from 1971 with the introduction of the '4004' by the Intel Corporation^ . This device was an attempt to design the once and for all' calculator chip. Until this time, each new facility provided for a calculator required a total redesign of the Integrated circuits that gave the calculator Its properties. The idea that Intel Implemented in the 4004 was that, if the basic capabilities required for any calculator were available In a machine so that they couid be executed in any desired sequence by placing their identifier in a list, the facilities provided by the caicuiator could be radically altered merely by changing the list. This is, of course, the principle of the stored program computer which was already a proven and established tool. The difference was in the number of Integrated circuits required to Implement an entire machine. This difference Influences size and price, in the event, Buslcom, the Japanese company that commissioned Intel to design the caicuiator IC went bankrupt, leaving Intel to discover the ready market that appeared for the new device. In the Intervening years, the power of the devices produced has Increased, to such an extent that the latest microprocessor devices deliver power comparable with that of mainframe computers of the mid 1960's. In conjunction with the Increased power of the processors has come a similar Increase In the power of the support chips. For example memory chips hold many times the Information and can retrieve It faster, whilst using less power and space. Input/Output devices, originally confined to the role of voltage/current translators, are now highly Intelligent In their own right and 1 provide significant support for the processor. The race shows no sign of siowing and whilst this leads to enormous leaps In technological achievement. It has also introduced major problems for those who must learn, or educate people In these topics. Similar problems occur when people who have finished their formal education have to develop, test and support electronic systems based upon Increasingly more recent, powerful, complex and cost effective Integrated circuits. The aim of this work Is to critically examine the currently used techniques, and in the light of results obtained from this examination, devise a possible new solution to the problems. Before any microprocessor based unit can be put Into full production (which Is assumed to be the ultimate goal of any programme of education and application) , there are several distinct phases of development that must be passed through, not all of which are electronic development stages. The stages can broadly be classified as a générai awareness of the avaiiable technology and the application of that technology to a particular task.
Load more

Recommended publications
  • Vcf Pnw 2019
    VCF PNW 2019 http://vcfed.org/vcf-pnw/ Schedule Saturday 10:00 AM Museum opens and VCF PNW 2019 starts 11:00 AM Erik Klein, opening comments from VCFed.org Stephen M. Jones, opening comments from Living Computers:Museum+Labs 1:00 PM Joe Decuir, IEEE Fellow, Three generations of animation machines: Atari and Amiga 2:30 PM Geoff Pool, From Minix to GNU/Linux - A Retrospective 4:00 PM Chris Rutkowski, The birth of the Business PC - How volatile markets evolve 5:00 PM Museum closes - come back tomorrow! Sunday 10:00 AM Day two of VCF PNW 2019 begins 11:00 AM John Durno, The Lost Art of Telidon 1:00 PM Lars Brinkhoff, ITS: Incompatible Timesharing System 2:30 PM Steve Jamieson, A Brief History of British Computing 4:00 PM Presentation of show awards and wrap-up Exhibitors One of the defining attributes of a Vintage Computer Festival is that exhibits are interactive; VCF exhibitors put in an amazing amount of effort to not only bring their favorite pieces of computing history, but to make them come alive. Be sure to visit all of them, ask questions, play, learn, take pictures, etc. And consider coming back one day as an exhibitor yourself! Rick Bensene, Wang Laboratories’ Electronic Calculators, An exhibit of Wang Labs electronic calculators from their first mass-market calculator, the Wang LOCI-2, through the last of their calculators, the C-Series. The exhibit includes examples of nearly every series of electronic calculator that Wang Laboratories sold, unusual and rare peripheral devices, documentation, and ephemera relating to Wang Labs calculator business.
    [Show full text]
  • January 1977 I
    CALIFORNIA STATE UN:::VERSITY, NORTHRIDGE HICROPROCESSORS / A graduate p~ojc~t report s~~oitted in partial satisfaction of the requirements for the degree of Master of Science in Engineering .. I by Thor,las Carson Hecht ~- .January 1977 i The graduate project report of Thomas Carson Hecht is approved: California State University, Northridge Oitober 1976 ii TABLE OF CONTENTS TITLE PAGE i. 1-.PPROVAL PAGE i.i LIST OF FIGURES i.v ABSTRP.C'I' vii INTRODUCTION 1 INTRODUCTION 1'0 MICROPROCESSORS 3 THE 6800 HINIHAL SYSTEM 7 THE HICROCOMPUTER ... , .. ,~ .. c•<~c•••••••••••••,.tt•••••••.••,•·•••••-~~·•'~••oo 18 }!ICROELECTRONIC P.ESISTOiZS AND RESISTOR TRH'lMING 31 AJ!FL ICATT.O!'·! OF THE HICROCOI'-1PUTER TO LASER TRIH~llNG R),DJIR ERRORS AND THEIR CORRECTION 65 THE ERROR COF,RECI'TON SYSTEM •••••••c••••.,••••••••••••••• .. •-ta•••••·• 69 THE HICROPROCESSOR SYSTEN 34 LIHJ.TATWNS AND ACCURACY 97 SUNNARY 100 APPENDIX A 6800 IN.~)J'RUC.TIO.N S.&T •••••••••••••••••••• 102 APPEND IX E HOTOIWLA 6800 .CI.ROJ LTS -t.~ ...... ~ ... , ............. ~ ............... 105 lJ:'FENDIX C C.ALCJJL.A.TOR .CHIP DATA SH.EET •• , , .•••• , .•••.•••••••••••• llO 'I + .. .;:,. .. t •· II " • • • 115 BIBLlOGR.t,PHY ••••••••• otto'W ...... ll9 Li.i LIST OF FIGURES FIGURE 1: THE 6800 Mli'Hr·L'\L SYSTEH FIGURE 2: OPERATION OF THE ACIA FIGURE 3: OPERATION OF THE PIA FIGURE Lf: BLOCK DIAGRP..H OF THE PIA/CALCULATOR CHIP INTERFACE FIGURE 5: SCHEHATIC AND TRUTH TABLE OF THE PRIOP.ITY ENCODER FIGURE 6: SCHElv!ATIC OF THE QUAD AND FIGURE 7: SCHEHATIC OF 'I'JIE TNTERRUPT PRIORITY CIRCUIT FIGURE 8: LOCATIONS ADDRESSED BY THE MPU FOR DIFFERENT PRIORITY Ii'fTERlWPTS FIGURE 9: .tv1EHORY H1\P OF THE MICROCOl1PUTER FIGURE 10: CALCULATION OF RESISTANCE USING SQUARES AND SHEET RESISTANCE FIGURE 11: DIFFERENT TYPES OF TRIHS FIGURE 12: RESISTANCE AS A FUNCTION OF TRHllviiNG FIGURE 13: PLOT OF % OF INCREASE IN RESISTANCE VS.
    [Show full text]
  • The Birth, Evolution and Future of Microprocessor
    The Birth, Evolution and Future of Microprocessor Swetha Kogatam Computer Science Department San Jose State University San Jose, CA 95192 408-924-1000 [email protected] ABSTRACT timed sequence through the bus system to output devices such as The world's first microprocessor, the 4004, was co-developed by CRT Screens, networks, or printers. In some cases, the terms Busicom, a Japanese manufacturer of calculators, and Intel, a U.S. 'CPU' and 'microprocessor' are used interchangeably to denote the manufacturer of semiconductors. The basic architecture of 4004 same device. was developed in August 1969; a concrete plan for the 4004 The different ways in which microprocessors are categorized are: system was finalized in December 1969; and the first microprocessor was successfully developed in March 1971. a) CISC (Complex Instruction Set Computers) Microprocessors, which became the "technology to open up a new b) RISC (Reduced Instruction Set Computers) era," brought two outstanding impacts, "power of intelligence" and "power of computing". First, microprocessors opened up a new a) VLIW(Very Long Instruction Word Computers) "era of programming" through replacing with software, the b) Super scalar processors hardwired logic based on IC's of the former "era of logic". At the same time, microprocessors allowed young engineers access to "power of computing" for the creative development of personal 2. BIRTH OF THE MICROPROCESSOR computers and computer games, which in turn led to growth in the In 1970, Intel introduced the first dynamic RAM, which increased software industry, and paved the way to the development of high- IC memory by a factor of four.
    [Show full text]
  • Computer Architectures
    Computer Architectures Motorola 68000, 683xx a ColdFire – CISC CPU Principles Demonstrated Czech Technical University in Prague, Faculty of Electrical Engineering AE0B36APO Computer Architectures Ver.1.10 1 Original Desktop/Workstation 680X0 Feature 68000 'EC000 68010 68020 68030 68040 68060 Data bus 16 8/16 16 8/16/32 8/16/32 32 32 Addr bus 23 23 23 32 32 32 32 Misaligned Addr - - - Yes Yes Yes Yes Virtual memory - - Yes Yes Yes Yes Yes Instruct Cache - - 3 256 256 4096 8192 Data Cache - - - - 256 4096 8192 Memory manager 68451 or 68851 68851 Yes Yes Yes ATC entries - - - - 22 64/64 64/64 FPU interface - - - 68881 or 68882 Internal FPU built-in FPU - - - - - Yes Yes Burst Memory - - - - Yes Yes Yes Bus Cycle type asynchronous both synchronous Data Bus Sizing - - - Yes Yes use 68150 Power (watts) 1.2 0.13-0.26 0.13 1.75 2.6 4-6 3.9-4.9 at frequency of 8.0 8-16 8 16-25 16-50 25-40 50-66 MIPS/kDhryst. 1.2/2.1 2.5/4.3 6.5/11 14/23 35/60 100/300 Transistors 68k 84k 190k 273k 1,170k 2,500k Introduction 1979 1982 1984 1987 1991 1994 AE0B36APO Computer Architectures 2 M68xxx/CPU32/ColdFire – Basic Registers Set 31 16 15 8 7 0 User programming D0 D1 model registers D2 D3 DATA REGISTERS D4 D5 D6 D7 16 15 0 A0 A1 A2 A3 ADDRESS REGISTERS A4 A5 A6 16 15 0 A7 (USP) USER STACK POINTER 0 PC PROGRAM COUNTER 15 8 7 0 0 CCR CONDITION CODE REGISTER 31 16 15 0 A7# (SSP) SUPERVISOR STACK Supervisor/system POINTER 15 8 7 0 programing model (CCR) SR STATUS REGISTER 31 0 basic registers VBR VECTOR BASE REGISTER 31 3 2 0 SFC ALTERNATE FUNCTION DFC CODE REGISTERS AE0B36APO Computer Architectures 3 Status Register – Conditional Code Part USER BYTE SYSTEM BYTE (CONDITION CODE REGISTER) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 T1 T0 S 0 0 I2 I1 I0 0 0 0 X N Z V C TRACE INTERRUPT EXTEND ENABLE PRIORITY MASK NEGATIVE SUPERVISOR/USER ZERO STATE OVERFLOW CARRY ● N – negative ..
    [Show full text]
  • ED135388.Pdf
    DOCUMENT RESUME ED 135 388 IB 004 499 AUTHOR Kirby, Paul J.; Gardner, Edward M. Tin! Microcomputer Controlled, interactive Testing Terminal Development. INSTITUTION Air Force Human Resources lab., Lowry AFB, Colo. Technical Training Div. SPONS AGENCY Air Force Human Resources Lab., Brooks AFB, Texas. REPORT NO AIHEI-TR-76-66 PUB DATE Oct 76 NOTE 27p. EDRS PRICE MF-$0.83 HC-$2.06 Plus Postage. DESCRIPTORS Autcinstructional Aids; Computer Programs; *Computer Science; *Individual Tests; Man Machine Systems; Self Pacing Machines; *Testing; *Test Scoring Machines IDENTIFIERS Microcomputers ABSTRACT The evolution of a self-contained test scoring terminal is presented. The rationale for thedesign is presented along with an evolutionary description ofthe requirements for the system. The sequence of software andhardware tools, which were developed in order to build the device, are alsodescribed in this report. The resulting device,which contains an imbedded microcomputer is functionally described and the testingstrategies which it cur.rently supports axe presented.(Author) *********************************************************************** * Dcraents acquired by ERIC include many informalunpublished * *materls not available from other sources. ERICmakes every effort * *to obtain tbe best copyavailable. Nevertheless, items of marginal * *reproducibility are often encountered andthis affects the quality * *of the microfiche and hardcopyxeproductions ERIC makes available * *via the ERIC Document ReproductionService (EDRS). EDRS is not * *responsible
    [Show full text]
  • Oral History Panel on the Development and Promotion of the Zilog Z8000 Microprocessor
    Oral History Panel on the Development and Promotion of the Zilog Z8000 Microprocessor Moderator: Michael Slater Panelists: Federico Faggin Bernard Peuto Masatoshi Shima Ralph Ungermann Recorded: April 27, 2007 Mountain View, California CHM Reference number: X4022.2007 © 2007 Computer History Museum Michael Slater: We have with us today [April 27, 2007] four people who were involved in its [Zilog Z8000 microprocessor] creation: Ralph Ungermann, Bernard Peuto, Federico Faggin, and Masatoshi Shima. We’ve heard about the backgrounds from Shima-san, Federico and Ralph in the previous tape [oral history by the Z80 team], so we’ll start with Bernard. Could you tell us about your educational background, your experience before you came to this project? Bernard Peuto: Yes. I was born in France where I got an engineering education in radio and in computers in 1967 and 1968. I came to Berkeley to do a Ph.D. In 1969, I had my Master of Arts from Berkeley in computer science and I passed my prelim. I went back to do my military duties and then I came back and got a Ph.D. in computer science in 1974. My dissertation was about memory protection, which will come back as a subject later. As my first job I joined Amdahl Corporation from 1973 to 1976. The reason I joined Amdahl Corporation was that Charlie Bass was sharing an office with me when he was an assistant professor at Berkeley and I was a Ph.D. student and Charlie Bass had a good friend of his that was working at Fujitsu so through that connection I was hired as a computer architect at Amdahl Corporation.
    [Show full text]
  • Microprocessors in the 1970'S
    Part II 1970's -- The Altair/Apple Era. 3/1 3/2 Part II 1970’s -- The Altair/Apple era Figure 3.1: A graphical history of personal computers in the 1970’s, the MITS Altair and Apple Computer era. Microprocessors in the 1970’s 3/3 Figure 3.2: Andrew S. Grove, Robert N. Noyce and Gordon E. Moore. Figure 3.3: Marcian E. “Ted” Hoff. Photographs are courtesy of Intel Corporation. 3/4 Part II 1970’s -- The Altair/Apple era Figure 3.4: The Intel MCS-4 (Micro Computer System 4) basic system. Figure 3.5: A photomicrograph of the Intel 4004 microprocessor. Photographs are courtesy of Intel Corporation. Chapter 3 Microprocessors in the 1970's The creation of the transistor in 1947 and the development of the integrated circuit in 1958/59, is the technology that formed the basis for the microprocessor. Initially the technology only enabled a restricted number of components on a single chip. However this changed significantly in the following years. The technology evolved from Small Scale Integration (SSI) in the early 1960's to Medium Scale Integration (MSI) with a few hundred components in the mid 1960's. By the late 1960's LSI (Large Scale Integration) chips with thousands of components had occurred. This rapid increase in the number of components in an integrated circuit led to what became known as Moore’s Law. The concept of this law was described by Gordon Moore in an article entitled “Cramming More Components Onto Integrated Circuits” in the April 1965 issue of Electronics magazine [338].
    [Show full text]
  • Appendix A: Microprocessor Data Sheets
    Appendix A: Microprocessor Data Sheets Intel8085 Zilog Z80 MOS Technology 6502 Motorola 6809 Microcontrollers (Single-chip Microcomputers) Intel 8086 ( & 80186 & 80286) Zilog Z8000 Motorola 68000 32-bit Microprocessors lnmos Transputer 184 Appendix A 185 Intel 8085 Followed on from the 8080, which was a two-chip equivalent of the 8085. Not used in any home computers, but was extremely popular in early (late 1970s) industrial control systems. A15-A8 A B c D E Same register AD7-ADO H L set is used in SP 8080 PC ALE Flags Multiplexed d ata bus and lower half of address bus (require 8212 to split data and address buses) Start addresses of Interrupt P/Os Service Routines: 8155- 3 ports, 256 bytes RAM RESET-()()()(J 8255 - 3 ports TRAP- 0024 8355 - 2 ports, 2K ROM RST5.5- 002C 8755 - 2 ports, 2K EPROM RST6.5 - ()(J34 RST7.5- <XJ3C INTR - from interrupting device Other 8251- USART 8202 - Dynamic RAM controller support 8253- CTC (3 counters) 8257 - DMA controller devices: 8271 - FDC 8257 - CRT controller Intel DMA Control System Character CPU buses­ de-multiplexed Video signal to CRT 186 Microcomputer Fault-finding and Design Zilog Z80 Probably the most popular 8-bit microprocessor. Used in home computers (Spectrum, Amstrad, Tandy), office computers and industrial controllers. A F A' F' B c B' C' D E D' E' H L H' L' 8 data Interrupt Memory lines vector I refresh R Index register IX Index register IY (to refresh dynamic RAMI Stack pointer Based on the Intel 8085, but possesses second set of registers.
    [Show full text]
  • Programmable Digital Microcircuits - a Survey with Examples of Use
    - 237 - PROGRAMMABLE DIGITAL MICROCIRCUITS - A SURVEY WITH EXAMPLES OF USE C. Verkerk CERN, Geneva, Switzerland 1. Introduction For most readers the title of these lecture notes will evoke microprocessors. The fixed instruction set microprocessors are however not the only programmable digital mi• crocircuits and, although a number of pages will be dedicated to them, the aim of these notes is also to draw attention to other useful microcircuits. A complete survey of programmable circuits would fill several books and a selection had therefore to be made. The choice has rather been to treat a variety of devices than to give an in- depth treatment of a particular circuit. The selected devices have all found useful ap• plications in high-energy physics, or hold promise for future use. The microprocessor is very young : just over eleven years. An advertisement, an• nouncing a new era of integrated electronics, and which appeared in the November 15, 1971 issue of Electronics News, is generally considered its birth-certificate. The adver• tisement was for the Intel 4004 and its three support chips. The history leading to this announcement merits to be recalled. Intel, then a very young company, was working on the design of a chip-set for a high-performance calculator, for and in collaboration with a Japanese firm, Busicom. One of the Intel engineers found the Busicom design of 9 different chips too complicated and tried to find a more general and programmable solu• tion. His design, the 4004 microprocessor, was finally adapted by Busicom, and after further négociation, Intel acquired marketing rights for its new invention.
    [Show full text]
  • Technician's Guide to 68HC11 Microcontroller.Pdf
    chapter 1 Introduction to Computer Hardware Objectives I ntr odu ct ion to Com put er H ardw are After completing this chapter, you should be able to: ◗ Describe the fundamental elements of every computer system: proces- sor, memory, and input/output ◗ Compare elements of the HC11 block diagram to the fundamentals of every computer system ◗ Describe the use of busses to connect computer elements ◗ Explain the three major functional units of a processor ◗ Illustrate the typical registers inside the processor ◗ List the HC11 processor registers ◗ Discuss the HC11 processor modes ◗ Compare and contrast various memory types ◗ Describe the on-chip memory of the HC11 ◗ Specify input/output functions present on most computers ◗ Use some basic BUFFALO commands to control the EVBU Outline ◗ 1.1 Elements of Every Computer ◗ 1.2 Elements of Processors ◗ 1.3 Introduction to Memory ◗ 1.4 Memory Types ◗ 1.5 Input/Output 1 ◗ 1.6 EVBU/BUFFALO Technician’s Guide to the 68HC11 Microcontroller Introduction Computer systems have been developed for a variety of functions and purposes. General-application desktop machines are the most common. They run a variety of software applications, such as word processing, financial management and data processing. They have all but replaced the typewriter as a necessary business tool. Computers are also present in automobiles, appliances, airplanes and all types of controllers and electromechanical devices. Despite the differences among these computer systems, they all share fundamental components and design. The purpose of this chapter is to provide an understanding of the fundamental components of a computer system. A conceptual presentation regarding the elements of every computer system is made with sufficient detail to establish a foundation for these concepts.
    [Show full text]
  • 2.19 Historical Perspective and Further Reading 2.19
    2.19 Historical Perspective and Further Reading 2.19 This section surveys the history of instruction set architraves over time, and we give a short history of programming languages and compilers. ISAs include accu- mulator architectures, general-purpose register architectures, stack architectures, and a brief history of the IA-32. We also review the controversial subjects of high- level-language computer architectures and reduced instruction set computer architectures. The history of programming languages includes Fortran, Lisp, Algol, C, Cobol, Pascal, Simula, Smalltalk, C++, and Java, and the history of com- pilers includes the key milestones and the pioneers who achieved them. Accumulator Architectures accumulator:Archaic term for register. On-line use of it Hardware was precious in the earliest stored-program computers. Consequently, as a synonym for “register” is computer pioneers could not afford the number of registers found in today’s a fairly reliable indication machines. In fact, these machines had a single register for arithmetic instructions. that the user has been Since all operations would accumulate in a single register, it was called the accu- around quite a while. mulator, and this style of instruction set is given the same name. For example, EDSAC in 1949 had a single accumulator. Eric Raymond, The New The three-operand format of MIPS suggests that a single register is at least two Hacker’s Dictionary, 1991 registers shy of our needs. Having the accumulator as both a source operand and as the destination of the operation fills part of the shortfall, but it still leaves us one operand short. That final operand is found in memory.
    [Show full text]
  • 2650 CPU Manual
    SIGRET101 2650 MICROPROCESSOR CONTENTS I INTRODUCTION INTRODUCING THE 2650 FAMILY 3 FEATURES OF THE 2650 FAMILY 4 Family Approach 4 Microprocessor Features 4 Compatible Products 5 PROCESSOR HARDWARE DESCRIPTION. 6 Architecture 6 Interfacing 8 Instruction Set 12 SUPPORT 15 Documentation 15 Software Support 15 Prototyping Hardware 16 System Compatible Families 16 II 2650 HARDWARE INTRODUCTION 19 General Features 18 Applications 20 INTERNAL ORGANIZATION 21 Internal Registers 21 Program Status Word 22 Memory Organization 27 INTERFACE 29 Signals 29 Signal Timing 34 Electrical Characteristics 37 Interface Signals 39 Pin Configuration 39 FEATURES 41 Input/Output Facilities 41 Interrupt Mechanism 43 Subroutine Linkage 45 Condition Code Usage 45 Start-up Procedure 46 INSTRUCTIONS 47 Addressing Modes 47 Instruction Formats 51 Detailed Processor Instructions 52 III 2650 ASSEMBLER LANGUAGE INTRODUCTION 93 LANGUAGE ELEMENTS 97 Characters 97 Symbols 97 Constants 97 Multiple Constant Specifications 99 Expressions 99 Special Operators 100 SYNTAX 101 Fields 101 Symbols 102 Symbolic References 102 Symbolic Addressing 102 PROCESSOR INSTRUCTIONS 105 DIRECTIVES TO THE 2650 ASSEMBLER 106 THE ASSEMBLY PROCESS 115 Assembly Listing 118 IV 2650 SIMULATOR INTRODUCTION 123 SIMULATOR OPERATION 124 General 124 Simulated Processor State 124 Simulated Memory 125 Simulated Input/Output Instructions 125 USER COMMANDS 126 General 126 Command Formats 127 Command Descriptions 130 SIMULATOR DISPLAY (LISTING) 139 V APPENDIXES APPENDIX A MEMORY INTERFACE EXAMPLE 147 APPENDIX B I/O INTERFACE EXAMPLE 148 APPENDIX C INSTRUCTIONS, ADDITIONAL INFORMATION 149 APPENDIX D INSTRUCTION SUMMARY 151 APPENDIX E SUMMARY OF 2650 INSTRUCTION MNEMONICS . 160 APPENDIX F NOTES ABOUT THE 2650 PROCESSOR 162 APPENDIX G ASCII AND EBCDIC CODES 163 APPENDIX H COMPLETE ASCII CHARACTER SET 164 APPENDIX I POWERS OF TWO TABLE 165 APPENDIX J HEXADECIMAL-DECIMAL CONVERSION TABLES .
    [Show full text]