DOCSLIB.ORG

基于 Arm ® Cortex® -M 的 微控制器产品方案介绍

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
基于 Arm ® Cortex® -M 的 微控制器产品方案介绍 基于 Arm® Cortex® -M 的 微控制器产品方案介绍 Wei Wang September 2018 | APF-TRD-T3275 Company External – NXP, the NXP logo, and NXP secure connections for a smarter world are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2018 NXP B.V. Agenda • 通用市场新产品概览 • 专用市场新产品概览 • 跨界处理器 • 一站式开发工具和方案 • 参考设计和方案 • 物联网开发平台 • i.MX RT • Kinetis, DSC, S08 • LPC • 无线连接 – JN/QN/KW PUBLIC 1 关注 NXP 官方公众号和 MCU 技术公众号 NXP客栈 恩智浦MCU加油站 PUBLIC 2 HOME ETHERNET GATEWAY SWITCH Cloud Infrastructure NXP Cloud Software Platform built on top of leading cloud partners (e.g. Azure, AWS, GCP, Alibaba, Baidu, etc.) WIRELESS INDUSTRIAL ROUTER CONTROLLER Customer Solution App App App Provisioning & Authentication Middleware Data Analytics RTOS, Linux, Android … Services foundation NXP SW Platform Machine Learning PUBLIC 3 面向 AI-IOT 的可扩展处理器平台 M4 – A53 – A72 4K HEVC M4 - A53 128 GFLOPS GPU 4K HDR - Dolby A7 64GFLOPS GPU LX2160 CSI - LCD LS 2088 16xA72 M4 – A35 LS1046 280 GFlops 4K i.MX 8 8xA72 100 Gbps 28GFLOPS GPU LS1043 i.MX 8M 128 GFlops 40 Gbps i.MX 8X LS 1012 4xA72 58 GFlops i.MX 6UL/ULL/ULZ 4xA53 20 Gbps i.MX RT i.MX 7ULP 50 GFlops Performance 1xA53 10 Gbps 12 GFlops M4 + Connectivity 2 Gbps Secure Boot Crypto accel K4 LPC QN, JN M7 @ 600 MHz QSPI Secure Boot Multimedia Acceleration Networking Acceleration Integration PUBLIC 4 可扩展的嵌入式 AI-IOT “云管端”平台 Voice Gesture Active Object Personal / Home Multi-stream Multi-camera Augmented Processing Control Recognition Property Environment Camera Observation Reality & 360 view Low-end Edge Compute Mid-end Edge Compute High-end Edge Compute & AI i.MX 6 & 7 1-2x Cortex-A ARM 8 Trained Models 8 Inference Rules 4 MCU Edge Compute i.MX 8Q Dual GPUs – 128 GFLOPS MCU i.MX 8X & i.MX 8M Cortex-M Single GPU – 32 GFLOPS OpenCL 1.2 FP + VX Extensions EVIS (from VeriSilicon) GPU assembly ARM OpenCL 1.2 FP* Training & Classification in the Cloud Scalable inference engines across the entire MCU & Apps Processors PUBLIC 5 工业级高可靠性解决方案 Microcontrollers Application Processors i.MX Applications QorIQ Layerscape Processors Multicore Processors Kinetis and LPC Microcontrollers • HMI, Display, Multimedia, • 1 to 24 cores, 1-10 GB Image Processing Leader Ethernet • #1 MCU Supplier, offering ARM Cortex-M0+, M3, M4 and M7 MCUs • i.MT RT Crossover Processors: • Highest performance fanless highest performance embedded operation • Kinetis & LPC for consumer and processor based on Cortex-M7 industrial markets • Industry leading security and • Power efficiency, battery integration operation PUBLIC 6 NXP Microcontrollers 业务成绩 • Numerous Launches: LPC800, LPC54000, K32W0x, QN9080 • Exploding business for Kinetis: All regions contributing, ~40% growth. New series growing at >100%. • Growing LPC: +20% Across Cortex-M LPC MCUs, +50% on Cortex-M4 LPC MCUs • Large and growing customer base: 20,000 globally • Longevity: LPC MCUs at least 10 years and Kinetis MCUs extended to 15 years PUBLIC 7 NXP 32-bit Microcontrollers 40年创新技术，25年和Arm的合作 Signetics CodeRed Quintic Freescale • Launched first 8-bit • Renown for 32-bit ARM • Leader in BTLE SoCs for • Leader in MCU/MPU/DN microcontroller* (1975) MCU development tools Wearables • Acquired by NXP (2015) • Acquired 1975 (incl. LPCXpresso IDE) • Acquired by NXP (2014) • Acquired 2013 Royal Philips Electronics NXP Semiconductors (Philips Semiconductors) Driving industry firsts • Founding investor in ARM and first ARM • First ARM7 MCUs with dual high-speed bus licensee** (1990) • Acquired 1999 • First 180 MHz Cortex-M3 • First ARM Partner to license new Cortex-M0 Actual size: VLSI Technology • One of the first ARM partners to license Cortex-M4 2 x 2 mm • First asymmetrical dual-core MCUs (Cortex-M4F/M0) • First 204 MHz Cortex-M4 • First low-pin-count Cortex-M0 • First Cortex-M0 MCU with integrated USB class drivers • First dual-supply voltage ARM Cortex-M0 MCUs • First seamless high-speed SPI Flash interface (SPIFI) *2650 NMOS 8-bit microcontroller • First 32-bit ARM MCUs (2 x 2 mm) in WLCSP package ** http://www.arm.com/about/company-profile/milestones.php PUBLIC 8 NXP 32-bit Microcontrollers: 细分市场 Home Gaming Appliances & Smart Home & Industrial IoT, General Consumer Accessories Control Building Smart Energy Embedded Networking/ Telecom PUBLIC 9 NXP 32-bit Microcontrollers 主要MCU家族： Kinetis, LPC, i.MX RT, JN, QN 32-bit Arm MCUs • Passive and active tamper detection Secure • Hardware acceleration for symmetric cryptography • Trust and authorized access • 2.4GHz wireless protocols – 802.15.4, Bluetooth Low Energy Connect • Multi-protocol radio use software • BLE, Zigbee, Thread - to - • Enhanced analog integration Control • Advanced control peripherals for motor control • Simplified motor control design through Kinetis Motor Suite Enable (KMS) • Display interfaces Aware • TSI and NXP Touch software framework developmenttools & solutions • Partner with third parties • Range Memories & CPU performance Unified low cost tools, easy • Analog, display, connectivity integration • Computational engines & hardware accelerators• Multiple packages Scale PUBLIC 10 NXP 32-bit Arm Based MCUs: 微控制器产品系列 General-purpose • LPC & Kinetis designed for the consumer and industrial markets MCUs composed of a from the entry-level, 8-bit alternative LPC800 MCU Series, to our broad range devices spanning power-efficient, mainstream, Cortex-M0,-M0+,-M3,-M4 based MCUs. performance, memory The scalable product families offering a range of devices spanning sizes, packages and performance, memory, package and feature options. Localized technical features experts, combined with our MCUXpresso software/tool ecosystem, global technical forum and a strong commitment to quality and longevity • Kinetis E & Kinetis V industrial grade MCUs designed to maintain high reliability and robustness in harsh, noisy environments, with 3.3V and Application-specific 5V options, 105C ambient and 15 yr longevity. Localized support MCUs that are infrastructure with excellent s/w & tools, including a motor control suite & designed to meet certified touch IP & SW libraries specific market requirements • Kinetis W, QN & JN wireless connectivity MCUs designed to address a number of applications for Internet of Things supported by complete software & enablement solutions. PUBLIC 11 NXP Arm Cortex-M MCU 产品系列 ATTRIBUTES PORTFOLIO TARGET APPLICATIONS M0 / M0+ M3/M4/Other M7 LPC546xx (M4) LPC540xx (M4) 220MHz, XIP SRAM, 180MHz, XIP SRAM, HS USB, TFT-LCD, ENET, CAN- HS USB, TFT-LCD, ENET, CAN- i.MX RT1050 Audio Subsystems FD FD 600MHz, LCD/CSI/ 2D acceleration Always-on devices Up to 512KB Flash, 200K RAM Flashless, 360K RAM 512KB SRAM (TCM), Quad-SPI 8/16bit EMI SDRAM/RAM Payment devices Performance & LPC5410x, M4 w/M0+ Copr. LPC5411x, M4 w/M0+ Copr. Industrial Automation Integration 100MHz Power Efficiency Flex Comm Interfaces, Voice Triggering, X- i.MX RT1020 up to 512K Flash, 104K RAM less USB, up to 256K Flash, 192K RAM Industrial Computing 500MHz, 256KB SRAM (TCM), 16b EMI SDRAM/RAM, Quad-SPI Data Concentrators K27F, M4 K28F, M4 QuadSPI, HS USB Core Voltage Bypass, QuadSPI, HS USB Home & Bldg Automation 2M Flash, 1M RAM & SDRAM Ctrlr 2M Flash, 1M RAM & SDRAM Ctrlr Security KL81, M0+ KL82, M0+ K80, M4 K81/82, M4 HW Crypto, USB, FlexIO HW Crypto,Tamper, USB, FlexIO QSPI, USB, HW Crypto HW Crypto (K82), Tamper, QSPI, USB POS, IoT, IIoT Focused up to 128K Flash, 96K RAM up to 128K Flash, 96K RAM up to 256K Flash, 256K RAM up to 256K Flash, 256K RAM K26, M4 K66, M4 LPC1100, M0+/M0 KL28, M0+ ENET, USB FS/HS, Security (K65) Up to 120MHz, X-less USB Options CAN or USB, EEPROM 72/96MHz, FlexIO, BootROM, more I/O 2MB Flash, 256K RAM up to 512K Flash, 128K RAM Up to 2M Flash, 256K RAM Wearables, Display UI General Purpose General up to 256K Flash, 36K RAM - Industrial K65, M4 K26, M0+ KL27, M0+ K24, M4 ENET, USB FS/HS, Security Consumer/Gaming Mainstream Up to 120MHz, X-less USB 48MHz, USB FlexIO, BootROM, x-less USB (KL27) up to 2MB Flash, 256K RAM Up to 256K Flash, 32K RAM Up to 256K Flash, 32K RAM Up to 1M Flash, 256K RAM Accessories Home & Bldg Automation K22, M4 K64, M4 Scalable Scalable KL16, M0+ KL17, M0+ Data Concentrators 48MHz FlexIO, BootROM, Up to 120MHz, X-less USB ENET, USB FS, up to 1MB Flash, 256K RAM Up to 256K Flash, 32K RAM Up to 256K Flash, 32K RAM Up to 1M Flash, 128K RAM LPC8N04 (M0+), NFC Tag LPC84x (M0+) 32MHz, High Integration 32K Flash, 4K EEPROM, 8K RAM Wake-up unit 64K Flash, 16K RAM K02 M4 System task/Co- LPC804 (M0+) LPC81x/82x M0+ 100MHz Entry Level Up to 128Flash, 24K RAM processor 15MHz, 32K EEPROM, 4K RAM 30MHz, ADC, Low Pin Count up to 32K Flash, 8K RAM Power Management LPC802 (M0+) Control System 15MHz, 16K EEPROM, 2K RAM KL02/03/05, M0+ 48MHz, DAC (KL05) 8-32K Flash, 1-4K RAM PUBLIC 12 NXP MCU 安全特性概览 Authorized Access Data Protection • Code I/P Protection • Symmetric Encryption − Internal Memory − DES/DES3, AES Protection Trust Crypto • Asymmetric Encryption − External Memory − RSA, ECC Protection • Hashing • Debug Port Protection − CRC, MD5, SHA • Authentication • True Random Number − Software Updates Generation − Device Verification Anti-Tamper • Security Protocols • Secure Boot − SSL, HomeKit, Thread Monitoring of physical and environmental attacks • Tamper Detection • Tamper Detection • Secure Storage − Physical − Environmental ▪ Enclosure Intrusion ▪ Voltage ▪ Drilling and Probing ▪ Temperature ▪ Frequency PUBLIC 13 Kinetis KL8x 和 K8x 基于 ARM® Cortex®-M 的业界安全 Kinetis KL8x MCU Kinetis K8x MCU 72MHz ARM Cortex-M0+ 150MHz ARM Cortex-M4 Advanced Security Advanced Security Secure RAM & Boot, + Performance
Load more

Recommended publications
  • Vcf Pnw 2019
    VCF PNW 2019 http://vcfed.org/vcf-pnw/ Schedule Saturday 10:00 AM Museum opens and VCF PNW 2019 starts 11:00 AM Erik Klein, opening comments from VCFed.org Stephen M. Jones, opening comments from Living Computers:Museum+Labs 1:00 PM Joe Decuir, IEEE Fellow, Three generations of animation machines: Atari and Amiga 2:30 PM Geoff Pool, From Minix to GNU/Linux - A Retrospective 4:00 PM Chris Rutkowski, The birth of the Business PC - How volatile markets evolve 5:00 PM Museum closes - come back tomorrow! Sunday 10:00 AM Day two of VCF PNW 2019 begins 11:00 AM John Durno, The Lost Art of Telidon 1:00 PM Lars Brinkhoff, ITS: Incompatible Timesharing System 2:30 PM Steve Jamieson, A Brief History of British Computing 4:00 PM Presentation of show awards and wrap-up Exhibitors One of the defining attributes of a Vintage Computer Festival is that exhibits are interactive; VCF exhibitors put in an amazing amount of effort to not only bring their favorite pieces of computing history, but to make them come alive. Be sure to visit all of them, ask questions, play, learn, take pictures, etc. And consider coming back one day as an exhibitor yourself! Rick Bensene, Wang Laboratories’ Electronic Calculators, An exhibit of Wang Labs electronic calculators from their first mass-market calculator, the Wang LOCI-2, through the last of their calculators, the C-Series. The exhibit includes examples of nearly every series of electronic calculator that Wang Laboratories sold, unusual and rare peripheral devices, documentation, and ephemera relating to Wang Labs calculator business.
    [Show full text]
  • Oriented Conferences Four Solutions
    Delivering Solutions and Technology to the World’s Design Engineering Community Four Solutions- Oriented Conferences • System-on-Chip Design Conference • IP World Forum • High-Performance System Design Conference • Wireless and Optical Broadband Design Conference Special Technology Focus Areas January 29 – February 1, 2001 • Internet and Information Exhibits: January 30–31, 2001 Appliance Design Santa Clara Convention Center • Embedded Design Santa Clara, California • RF, Optical, and Analog Design NEW! • IEC Executive Forum International Engineering Register by January 5 and Consortium save $100 – and be entered to win www.iec.org a Palm Pilot! Practical Design Solutions Practical design-engineering solutions presented by practicing engineers—The DesignCon reputation of excellence has been built largely by the practical nature of its sessions. Design engineers hand selected by our team of professionals provide you with the best electronic design and silicon-solutions information available in the industry. DesignCon provides attendees with DesignCon has an established reputation for the high design solutions from peers and professionals. quality of its papers and its expert-level speakers from Silicon Valley and around the world. Each year more than 100 industry pioneers bring to light the design-engineering solutions that are on the leading edge of technology. This elite group of design engineers presents unique case studies, technology innovations, practical techniques, design tips, and application overviews. Who Should Attend Any professionals who need to stay on top of current information regarding design-engineering theories, The most complete educational experience techniques, and application strategies should attend this in the industry conference. DesignCon attracts engineers and allied The four conference options of DesignCon 2001 provide a professionals from all levels and disciplines.
    [Show full text]
  • A Vhsic Hardware Description Language Compiler for Logic Cell Arrays
    A VHSIC HARDWARE DESCRIPTION LANGUAGE COMPILER FOR LOGIC CELL ARRAYS by Bing Liu A thesis presented to the university of Mânitoba in partial fulfillment of úe requirements of the degree of Maste¡ of Science in Elecrical and Computel Engineering Winnipeg, Manitoba, Canada @ Bing Liu, January 1990 Bibliothèque nat¡onale rE fr"3""i"i;tjo'",' du Canada Canadian Theses Serv¡ce Service des thèses canadiennes Otta'¿/ã. Can¿da Kl A ON¡ The author has granted an inevocable non' L'auteur a accordé une licence iffévocable et exclusive licence allowing the National Library non exclusive permettant à h Bibliothèque of Canada to reproduce, loan, distribute or sell nationale du Canada.de reproduire, prêter, copies of his/her thesis by any means and in distribuer ou vendre des copies de sa thèse any form or format, making this thesis avaihble de quelque manière et sous quelque forme to ¡nterested persons. que ce soit pour mettre des exemplaires de cette thèse à la disposition des personnes intéressées. The author retains ownership of the copyright L auteur conserve la propriété du droit d'auteur in his/her thesis. Neither the thesis nor qui protà?e sa thèse. Ni la thèse ni des extraits substantial extracts from it may be printed or substantiels de celle-ci ne doivent être otherw¡se reproduced without his/her per' imprimés ou autrement reproduits sans son mission. autorisation. ISBN ø-315-7 r7s t -3 Canadä A VHSIC HARDWARE DESCRIPTION I.ANGUAGE COMPILER FOR LOG]C CEI,L ARRAYS BY BING LIU A thesis subnrined lo thc Fact¡lty of Crâduate Studies of the University of M¿nitoba in partial fulfìllment of the requirenrents of the degree of MASTM O¡' SC]MICE o 1990 Permission has becn granted to the L¡BRÁRY OF THE UNIVER' SITY OF MANITOBA to lend o¡ sell copies of tlt¡s thesis.
    [Show full text]
  • Going Vertical: a New Integration Era in the Semiconductor Industry Table of Contents
    Going vertical: A new integration era in the semiconductor industry Table of contents 01 Executive overview Integration in the 02 semiconductor industry Strategic options for 03 semiconductor companies Moving forward: what semiconductor 04 companies must consider today Going vertical: A new integration era in the semiconductor industry 2 Executive overview Like many industries, the semiconductor industry is not immune to waves of diversification and consolidation through inorganic and organic growth. While inflection points with large-scale systemic changes in the value chain are relatively rare, our perspective is that there is a systemic change currently trending in the industry. Since the inception of the industry, semiconductor companies have recognized the value of technology. Accordingly, the market has rewarded semiconductor companies for specializing in distinct parts of the value chain by developing technological advantages by investing in R&D and by scaling technology through horizontal integration. This way of working transformed an industry that was initially vertically integrated (semiconductor design, semiconductor manufacturing, and system integration) into an ecosystem focused on specific areas of design, manufacturing, and/or systems. In the past five years, business value in some segments has moved from underlying technology to specific use cases to better monetize end-customer data and experience. • 5G, automotive, AI, cloud, system integration and hardware-software integration System integrators and software and cloud platform companies are no longer just important customers for the semiconductor industry—they are directly expanding into multiple upstream areas. • Taking advantage of silicon and system design • Control more of the technology stack • Optimize system performance • Improve the customer experience This vertical integration trend is distinctly different from the vertical integration which occurred at the inception of the semiconductor and integrated device manufacturing industry more than 50 years ago.
    [Show full text]
  • Computer Organization and Architecture Designing for Performance Ninth Edition
    COMPUTER ORGANIZATION AND ARCHITECTURE DESIGNING FOR PERFORMANCE NINTH EDITION William Stallings Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montréal Toronto Delhi Mexico City São Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo Editorial Director: Marcia Horton Designer: Bruce Kenselaar Executive Editor: Tracy Dunkelberger Manager, Visual Research: Karen Sanatar Associate Editor: Carole Snyder Manager, Rights and Permissions: Mike Joyce Director of Marketing: Patrice Jones Text Permission Coordinator: Jen Roach Marketing Manager: Yez Alayan Cover Art: Charles Bowman/Robert Harding Marketing Coordinator: Kathryn Ferranti Lead Media Project Manager: Daniel Sandin Marketing Assistant: Emma Snider Full-Service Project Management: Shiny Rajesh/ Director of Production: Vince O’Brien Integra Software Services Pvt. Ltd. Managing Editor: Jeff Holcomb Composition: Integra Software Services Pvt. Ltd. Production Project Manager: Kayla Smith-Tarbox Printer/Binder: Edward Brothers Production Editor: Pat Brown Cover Printer: Lehigh-Phoenix Color/Hagerstown Manufacturing Buyer: Pat Brown Text Font: Times Ten-Roman Creative Director: Jayne Conte Credits: Figure 2.14: reprinted with permission from The Computer Language Company, Inc. Figure 17.10: Buyya, Rajkumar, High-Performance Cluster Computing: Architectures and Systems, Vol I, 1st edition, ©1999. Reprinted and Electronically reproduced by permission of Pearson Education, Inc. Upper Saddle River, New Jersey, Figure 17.11: Reprinted with permission from Ethernet Alliance. Credits and acknowledgments borrowed from other sources and reproduced, with permission, in this textbook appear on the appropriate page within text. Copyright © 2013, 2010, 2006 by Pearson Education, Inc., publishing as Prentice Hall. All rights reserved. Manufactured in the United States of America.
    [Show full text]
  • North American Company Profiles 8X8
    North American Company Profiles 8x8 8X8 8x8, Inc. 2445 Mission College Boulevard Santa Clara, California 95054 Telephone: (408) 727-1885 Fax: (408) 980-0432 Web Site: www.8x8.com Email: [email protected] Fabless IC Supplier Regional Headquarters/Representative Locations Europe: 8x8, Inc. • Bucks, England U.K. Telephone: (44) (1628) 402800 • Fax: (44) (1628) 402829 Financial History ($M), Fiscal Year Ends March 31 1992 1993 1994 1995 1996 1997 1998 Sales 36 31 34 20 29 19 50 Net Income 5 (1) (0.3) (6) (3) (14) 4 R&D Expenditures 7 7 7 8 8 11 12 Capital Expenditures — — — — 1 1 1 Employees 114 100 105 110 81 100 100 Ownership: Publicly held. NASDAQ: EGHT. Company Overview and Strategy 8x8, Inc. is a worldwide leader in the development, manufacture and deployment of an advanced Visual Information Architecture (VIA) encompassing A/V compression/decompression silicon, software, subsystems, and consumer appliances for video telephony, videoconferencing, and video multimedia applications. 8x8, Inc. was founded in 1987. The “8x8” refers to the company’s core technology, which is based upon Discrete Cosine Transform (DCT) image compression and decompression. In DCT, 8-pixel by 8-pixel blocks of image data form the fundamental processing unit. 2-1 8x8 North American Company Profiles Management Paul Voois Chairman and Chief Executive Officer Keith Barraclough President and Chief Operating Officer Bryan Martin Vice President, Engineering and Chief Technical Officer Sandra Abbott Vice President, Finance and Chief Financial Officer Chris McNiffe Vice President, Marketing and Sales Chris Peters Vice President, Sales Michael Noonen Vice President, Business Development Samuel Wang Vice President, Process Technology David Harper Vice President, European Operations Brett Byers Vice President, General Counsel and Investor Relations Products and Processes 8x8 has developed a Video Information Architecture (VIA) incorporating programmable integrated circuits (ICs) and compression/decompression algorithms (codecs) for audio/video communications.
    [Show full text]
  • A Vhdl-Based Digital Slot Machine Implementation Using A
    A VHDL-BASED DIGITAL SLOT MACHINE IMPLEMENTATION USING A COMPLEX PROGRAMMABLE LOGIC DEVICE by Lucas C. Pascute Submitted in Partial Fulfillment ofthe Requirements for the Degree of Master ofScience ofEngineering in the Electrical Engineering Program YOUNGSTOWN STATE UNIVERSITY December, 2002 A VHDL-BASED DIGITAL SLOT MACHINE IMPLEMENTATION USING A COMPLEX PROGRAMMABLE LOGIC DEVICE Lucas C. Pascute I hereby release this thesis to the public. I understand that this thesis will be made available from the OhioLINK ETD Center and the Maag Library Circulation Desk for public access. I also authorize the University or other individuals to make copies ofthis thesis as needed for scholarly research. Signature: ;/ (' , p ~-~_.._--- c:;.--_. ~ ~b IZ-3-Cl7., Lucas C. Pascute, Student Date Approvals: r. Faramarz Mossayebi, Thesis Advisor 12-:}--02- Date S~?c~ /"L/ 0:5 /u C Dr. Salvatore Pansino, Committee Member Date Dr. Peter J. K: vinsky, Dean ofGradua 111 ABSTRACT The intent ofthis project is to provide an educational resource from which future students can learn the basics ofprogrammable logic and the design process involved. More specifically, the area ofinterest involves very large scale integration (VLSI) design and the advantages associated with it such as reduced chip count and development time. The methodology used within is to first implement a design; using small and medium scale integration (SSI/MSI) packages in order to have a baseline for comparison. The design is then translated for use with the very high speed integrated circuit hardware description language (VHDL) and implemented onto a complex programmable logic device (CPLD). A discussion ofthis implementation process as well as VHDL lessons is provided to serve as a tutorial for the interested reader.
    [Show full text]
  • Microprocessors in the 1970'S
    Part II 1970's -- The Altair/Apple Era. 3/1 3/2 Part II 1970’s -- The Altair/Apple era Figure 3.1: A graphical history of personal computers in the 1970’s, the MITS Altair and Apple Computer era. Microprocessors in the 1970’s 3/3 Figure 3.2: Andrew S. Grove, Robert N. Noyce and Gordon E. Moore. Figure 3.3: Marcian E. “Ted” Hoff. Photographs are courtesy of Intel Corporation. 3/4 Part II 1970’s -- The Altair/Apple era Figure 3.4: The Intel MCS-4 (Micro Computer System 4) basic system. Figure 3.5: A photomicrograph of the Intel 4004 microprocessor. Photographs are courtesy of Intel Corporation. Chapter 3 Microprocessors in the 1970's The creation of the transistor in 1947 and the development of the integrated circuit in 1958/59, is the technology that formed the basis for the microprocessor. Initially the technology only enabled a restricted number of components on a single chip. However this changed significantly in the following years. The technology evolved from Small Scale Integration (SSI) in the early 1960's to Medium Scale Integration (MSI) with a few hundred components in the mid 1960's. By the late 1960's LSI (Large Scale Integration) chips with thousands of components had occurred. This rapid increase in the number of components in an integrated circuit led to what became known as Moore’s Law. The concept of this law was described by Gordon Moore in an article entitled “Cramming More Components Onto Integrated Circuits” in the April 1965 issue of Electronics magazine [338].
    [Show full text]
  • Serial EEPROM Cross Reference Guide
    SERIAL EEPROM Serial EEPROM Cross Reference Guide The purpose of this document is to provide a quick way interested in a part that is not listed in this book, please to determine the closest Microchip equivalent to Serial refer to the Microchip data book, or contact your local EEPROMs produced by other manufacturers. The distributor or sales representative for assistance. cross reference section is broken down by manufac- The manufacturers* included in this document are as turer and lists all parts from that manufacturer, and the follows: comparable Microchip part number. There is also a list- ing of manufacturer’s part numbering schemes to AKM Oki assist in determining the specifications of a particular Atmel Philips part. Catalyst Samsung There are subtle differences from manufacturer to Exel SGS-Thomson manufacturer and device to device, so Microchip rec- ommends consulting the respective manufacturer’s ISSI Siemens gadabout for specific details. Microchip Xicor Microchip provides a wide selection of Serial EEPROM Mitsubishi devices, both from a density and a packaging stand- National point, as well as several different protocols. If you are FIGURE 1: MICROCHIP SERIAL EEPROM PART NUMBER GUIDE XX XX XX XX X / XX Package W = Die in wafer form S = Die in waffle pack P = PDIP SM = Small outline .207 mil SN = Small outline .150 mil SL = 14-lead small outline .150 mil Process Temperature Blank = 0°C to +70°C I = -40°C to +125°C E = -40°C to +125°C Special Options Memory 01 1K 128 x 8 02 2K 256 x 8 04 4K 512 x 8 08 8K 1K x 8 16 16K 2K x 8 32 32K 4K x 8 65 64K 8K x 8 11 1K 128K x 8 or 64 x 16 72 1K 128 x 8 82 2K 256 x 8 92 4K 512 x 8 06 256 Bit 16 x 16 46 1K 64 x 16/128 x 8 56 2K 256 x 8/128 x 16 66 4K 512 x 8/256 x 16 Process Technology C – CMOS LC – Low Voltage (2.5V) CMOS AA – 1.8 Volt Part Number Designator 24 – 2-wire 59 – 4-wire 85 – 2-wire 93 – 3-wire *The above trademarks are property of their respective companies.
    [Show full text]
  • Table of Contents 2006 IEEE Symposium on VLSI Technology
    13eds02.qxd 3/6/06 8:36 AM Page 1 IEEE E D S ELECTRONELECTRON DEVICESDEVICES SOCIETYSOCIETY Newsletter APRIL 2006 Vol. 13, No. 2 ISSN:1074 1879 Editor-in-Chief: Ninoslav D. Stojadinovic 2006 IEEE Symposium Table of Contents on VLSI Technology Upcoming Technical Meetings .......................1 • 2006 VLSI • 2006 ASMC • 2006 IITC • 2006 UGIM Outgoing Message from the 2004-5 EDS President...................................3 Society News.........................................................9 • December 2005 AdCom Meeting Summary • Message from the EDS Newsletter Editor-in-Chief • EDS Educational Activities Committee Report • EDS Nanotechnology Committee Report • EDS Photovoltaic Devices Committee Report • 2005 EDS J.J. Ebers Award Winner • 2006 EDS J.J. Ebers Award Call for Nominations • 2005 EDS Distinguished Service Award Winner • 2006 Charles Stark Draper Prize Hilton Hawaiian Village, Honolulu, Hawaii • 23 EDS Members Elected to the IEEE The 26th Annual IEEE Symposium on VLSI Technology will Grade of Fellow be held June 13-15, 2006, at the Hilton Hawaiian Village in • 2005 Class of EDS Fellows Honored at IEDM Honolulu, Hawaii. The VLSI Technology Symposium is joint- ly sponsored by the IEEE Electron Devices Society (EDS) and • EDS Members Named Winners of the Japan Society of Applied Physics (JSAP). 2006 IEEE Technical Field Awards The VLSI Symposium is well recognized as one of the • EDS Regions 1-3 & 7 Chapters Meeting Summary premiere conferences on semiconductor technology, and research results presented at the conference represent a • 2005 EDS Chapter of the Year Award broad spectrum of VLSI technology topics, including: • EDS Members Recently Elected • New concepts and breakthroughs in VLSI devices and to IEEE Senior Member Grade processes.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • 2650 CPU Manual
    SIGRET101 2650 MICROPROCESSOR CONTENTS I INTRODUCTION INTRODUCING THE 2650 FAMILY 3 FEATURES OF THE 2650 FAMILY 4 Family Approach 4 Microprocessor Features 4 Compatible Products 5 PROCESSOR HARDWARE DESCRIPTION. 6 Architecture 6 Interfacing 8 Instruction Set 12 SUPPORT 15 Documentation 15 Software Support 15 Prototyping Hardware 16 System Compatible Families 16 II 2650 HARDWARE INTRODUCTION 19 General Features 18 Applications 20 INTERNAL ORGANIZATION 21 Internal Registers 21 Program Status Word 22 Memory Organization 27 INTERFACE 29 Signals 29 Signal Timing 34 Electrical Characteristics 37 Interface Signals 39 Pin Configuration 39 FEATURES 41 Input/Output Facilities 41 Interrupt Mechanism 43 Subroutine Linkage 45 Condition Code Usage 45 Start-up Procedure 46 INSTRUCTIONS 47 Addressing Modes 47 Instruction Formats 51 Detailed Processor Instructions 52 III 2650 ASSEMBLER LANGUAGE INTRODUCTION 93 LANGUAGE ELEMENTS 97 Characters 97 Symbols 97 Constants 97 Multiple Constant Specifications 99 Expressions 99 Special Operators 100 SYNTAX 101 Fields 101 Symbols 102 Symbolic References 102 Symbolic Addressing 102 PROCESSOR INSTRUCTIONS 105 DIRECTIVES TO THE 2650 ASSEMBLER 106 THE ASSEMBLY PROCESS 115 Assembly Listing 118 IV 2650 SIMULATOR INTRODUCTION 123 SIMULATOR OPERATION 124 General 124 Simulated Processor State 124 Simulated Memory 125 Simulated Input/Output Instructions 125 USER COMMANDS 126 General 126 Command Formats 127 Command Descriptions 130 SIMULATOR DISPLAY (LISTING) 139 V APPENDIXES APPENDIX A MEMORY INTERFACE EXAMPLE 147 APPENDIX B I/O INTERFACE EXAMPLE 148 APPENDIX C INSTRUCTIONS, ADDITIONAL INFORMATION 149 APPENDIX D INSTRUCTION SUMMARY 151 APPENDIX E SUMMARY OF 2650 INSTRUCTION MNEMONICS . 160 APPENDIX F NOTES ABOUT THE 2650 PROCESSOR 162 APPENDIX G ASCII AND EBCDIC CODES 163 APPENDIX H COMPLETE ASCII CHARACTER SET 164 APPENDIX I POWERS OF TWO TABLE 165 APPENDIX J HEXADECIMAL-DECIMAL CONVERSION TABLES .
    [Show full text]