DOCSLIB.ORG

Computer Architecture = Instruction Set Architecture + Machine

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Computer Architecture = Instruction Set Architecture + Machine Overview ° Intro to Computer Architecture (30 minutes) CS152 ° Administrative Matters (5 minutes) Computer Architecture and Engineering Lecture 1 ° Course Style, Philosophy and Structure (15 min) ° Break (5 min) Introduction and Five Components of a Computer ° Organization and Anatomy of a Computer (25) min) CS152 / Spring 2002 Lec2.2 Lec1.1 What is “Computer Architecture” Instruction Set Architecture (subset of Computer Arch.) ... the attributes of a [computing] system as seen by Computer Architecture = the programmer, i.e. the conceptual structure and functional behavior, as distinct from the organization Instruction Set Architecture + of the data flows and controls the logic design, and the physical implementation. – Amdahl, Blaaw, and Brooks, 1964 Machine Organization + ….. -- Organization of Programmable SOFTWARE Storage -- Data Types & Data Structures: Encodings & Representations -- Instruction Set -- Instruction Formats -- Modes of Addressing and Accessing Data Items and Instructions -- Exceptional Conditions Lec2.3 Lec2.4 Computer Architecture’s Changing Definition The Instruction Set: a Critical Interface ° 1950s to 1960s: Computer Architecture Course: Computer Arithmetic ° 1970s to mid 1980s: Computer Architecture Course: software Instruction Set Design, especially ISA appropriate for compilers ° 1990s: Computer Architecture Course: instruction set Design of CPU, memory system, I/O system, Multiprocessors, Networks hardware ° 2000s: Computer Architecture Course: Non Von- Neumann architectures, Reconfiguration, Focused MIPs Lec2.5 Lec2.6 Example ISAs (Instruction Set Architectures) MIPS R3000 Instruction Set Architecture (Summary) Registers ° Digital Alpha (v1, v3) 1992-97 ° Instruction Categories • Load/Store R0 - R31 ° HP PA-RISC (v1.1, v2.0) 1986-96 • Computational ° Sun Sparc (v8, v9) 1987-95 • Jump and Branch • Floating Point ° SGI MIPS (MIPS I, II, III, IV, V) 1986-96 - coprocessor PC • Memory Management ° Intel (8086,80286,80386, 1978-96 HI 80486,Pentium, MMX, ...) • Special LO 3 Instruction Formats: all 32 bits wide OP rs rt rd sa funct OP rs rt immediate OP jump target Lec2.7 Q: How many already familiar with MIPS ISA? Lec2.8 Organization The Big Picture ° Capabilities & Performance Logic Designer's View ° Since 1946 all computers have had 5 components Characteristics of Principal Functional Units ISA Level • (e.g., Registers, ALU, Shifters, Logic Units, ...) FUs & Interconnect Processor ° Ways in which these components Input are interconnected Control ° Information flows between Memory components ° Logic and means by which such Datapath information flow is controlled. Output ° Choreography of FUs to realize the ISA ° Register Transfer Level (RTL) Description Lec2.9 Lec2.10 Example Organization What is “Computer Architecture”? ° TI SuperSPARCtm TMS390Z50 in Sun SPARCstation20 Application Operating MBus Module System SuperSPARC Compiler Firmware Floating-point Unit Instruction Set Architecture Instr. Set Proc. I/O system L2 CC DRAM Integer Unit $ MBus Controller Datapath & Control Digital Design L64852 MBuscontrol Circuit Design Inst Ref Data M-S Adapter Layout Cache MMU Cache STDIO SBus serial kbd ° Coordination of many levels of abstraction Store SBus SCSI mouse Buffer DMA Ethernet audio ° Under a rapidly changing set of forces RTC Bus Interface SBus Boot PROM ° Design, Measurement, and Evaluation Cards Floppy Lec2.11 Lec2.12 Forces on Computer Architecture Technology DRAM chip capacity Microprocessor Logic Density DRAM 100000000 Year Size Technology Programming 10000000 1980 64 Kb R10000 Languages Pentium 1983 256 Kb R4400 1000000 i80486 1986 1 Mb uP-Name i80386 Applications Transistors i80286 1989 4 Mb 100000 R3010 Computer 1992 16 Mb SU MIPS Cleverness i8086 i80x86 M68K 10000 Architecture 1996 64 Mb MIPS Alpha 1999 256 Mb i4004 1000 2002 1 Gb 1965 1970 1975 1980 1985 1990 1995 2000 2005 Operating ° In ~1985 the single-chip processor (32-bit) and the Systems single-board computer emerged History • => workstations, personal computers, multiprocessors have been riding this wave since ° In the 2002+ timeframe, these may well look like mainframes compared single-chip computer Lec2.13 (maybe 2 chips) Lec2.14 Technology => dramatic change Performance Trends ° Processor • logic capacity: about 30% per year • clock rate: about 20% per year Supercomputers ° Memory Mainframes • DRAM capacity: about 60% per year (4x every 3 years) Minicomputers • Memory speed: about 10% per year • Cost per bit: improves about 25% per year ° Disk Microprocessors • capacity: about 60% per year Log of Performance • Total use of data: 100% per 9 months! ° Network Bandwidth Year • Bandwidth increasing more than 100% per year! 1970 1975 1980 1985 1990 1995 Lec2.15 Lec2.16 Applications and Languages Computers in the News: Sony Playstation 2000 ° CAD, CAM, CAE, . ° Lotus, DOS, . ° Multimedia, . ° The Web, . ° JAVA, . ° The Net => ubiquitous computing ° ??? ° (as reported in Microprocessor Report, Vol 13, No. 5) • Emotion Engine: 6.2 GFLOPS, 75 million polygons per second • Graphics Synthesizer: 2.4 Billion pixels per second • Claim: Toy Story realism brought to games! Lec2.17 Lec2.18 Input Input Where are we going?? Multiplicand Multiplier CS152: Course Content 32 Multiplicand Register LoadMp 32=>34 signEx 32 <<1 34 34 Arithmetic 32=>34 1 0 signEx 34x2 MUX Multi x2/x1 Single/multicycle 34 34 34-bit ALU Sub/Add Control Computer Architecture and Engineering Logic 34 Datapaths 32 2 32 ShiftAll "LO[0]" ENC[2] 2 bits Extra LO[1] Encoder Booth 2 HI register 2 LO register Prev ENC[1] (16x2 bits) (16x2 bits) ENC[0] 2 LO[1:0] LoadHI ClearHI LoadLO 32 32 Result[HI] Result[LO] Instruction Set Design Computer Organization 1000 µProc CPU 60%/yr. Interfaces Hardware Components (2X/1.5yr) “Moore’s Law” 100 Processor-Memory Performance Gap: CS152 (grows 50% / year) Compiler/System View Logic Designer’s View 10 DRAM Performance 9%/yr. DRAM (2X/10 yrs) 1 •“Building Architect” •“Construction Engineer” IFetch Dcd Exec Mem WB Spring ‘99 1984 1997 1999 1980 1981 1982 1983 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1998 2000 IFetch Dcd Exec Mem WB Time IFetch Dcd Exec Mem WB IFetch Dcd Exec Mem WB Pipelining À I/O Memory Systems Lec2.19 Lec2.20 CS152: So what's in it for me? Conceptual tool box? ° Evaluation Techniques ° In-depth understanding of the inner-workings of modern computers, their evolution, and trade-offs ° Levels of translation (e.g., Compilation) present at the hardware/software boundary. ° Levels of Interpretation (e.g., Microprogramming) • Insight into fast/slow operations that are easy/hard to implementation hardware ° Hierarchy (e.g, registers, cache, mem,disk,tape) • Out of order execution and branch prediction ° Pipelining and Parallelism ° Experience with the design process in the context of ° Static / Dynamic Scheduling a large complex (hardware) design. ° Indirection and Address Translation • Functional Spec --> Control & Datapath --> Physical implementation ° Synchronous and Asynchronous Control Transfer • Modern CAD tools ° Timing, Clocking, and Latching ° Designer's "Conceptual" toolbox. ° CAD Programs, Hardware Description Languages, Simulation ° Physical Building Blocks (e.g., CLA) ° Understanding Technology Trends Lec2.21 Lec2.22 Course Structure Typical Lecture Format ° Design Intensive Class --- 75 to 150 hours per semester per student ° 20-Minute Lecture MIPS Instruction Set ---> Standard-Cell implementation ° 5- Minute Administrative Matters ° Modern CAD System : ° 25-Minute Lecture Schematic capture and Simulation ° 5-Minute Break (water, stretch) Design Description Computer- based "breadboard" • Behavior over time ° 25-Minute Lecture • Before construction ° Instructor will come to class early & stay after to ° Lectures (rough breakdown): answer questions • Review: 2 weeks on ISA, arithmetic • 1 1/2 weeks on technology, HDL, and arithmetic • 3 1/2 weeks on standard Proc. Design and pipelining Attention • 2 weeks on DSP and Low Power Issues • 2 weeks on memory and caches • 1 1/2 weeks on Memory and I/O 20 min. Break 25 min. Break 25 min. “In Conclusion, ...” • 2 weeks exams, presentations Time Lec2.23 Lec2.24 Course Administration Course Exams ° Instructor: Bob Brodersen (rb@eecs) 402 Cory Hall °Reduce the pressure of taking exams Office Hours(Tentative): Mon 10:30-12:00 • Midterms: (approximately) March 5 and May 2 ° TAs: Ed Liao ([email protected]) • 3 hrs to take 1.5-hr test (5:30-8:30 PM, 306 Soda). • Our goal: test knowledge vs. speed writing ° Labs: UNIX accounts on Soda machines NT accounts in 119 Cory • Both mid-terms can bring summary sheets ° Materials: http://bwrc.eecs.berkeley.edu/classes/cs152 ° Newsgroup: ucb.class.cs152 ° Text: Computer Organization and Design: The Hardware/Software Interface, Second Edition, Patterson and Hennessy • Q: Need 2nd Edition? yes! >> 50% text changed, all exersizes changed all examples modernized, new sections, ... Lec2.25 Lec2.26 Course Workload Homework Assignments and Project ° Most assignment consists of two parts ° Reasonable workload (if you have good work habits) • Individual Effort: Exercises from the text book • No final exam: Only 2 mid-terms • Team Effort: Lab assignments • Every lab feeds into the project • First Homework: out Thursday on Website. • Project teams have 4 or 5 members ° Assignments (usually) go out on Tuesday ° Spring 1995 HKN workload survey • Exercises due on a later Tuesday at beginning of lecture (1 to 5, 5 being hardest) - Brief (15 minute) quiz on assignment material in lecture CS 150 4.2 CS 164 3.1 - Must understand assignment
Load more

Recommended publications
  • SPIM S20: a MIPS R2000 Simulator∗
    SPIM S20: A MIPS R2000 Simulator∗ 1 th “ 25 the performance at none of the cost” James R. Larus [email protected] Computer Sciences Department University of Wisconsin–Madison 1210 West Dayton Street Madison, WI 53706, USA 608-262-9519 Copyright °c 1990–1997 by James R. Larus (This document may be copied without royalties, so long as this copyright notice remains on it.) 1 SPIM SPIM S20 is a simulator that runs programs for the MIPS R2000/R3000 RISC computers.1 SPIM can read and immediately execute files containing assembly language. SPIM is a self- contained system for running these programs and contains a debugger and interface to a few operating system services. The architecture of the MIPS computers is simple and regular, which makes it easy to learn and understand. The processor contains 32 general-purpose 32-bit registers and a well-designed instruction set that make it a propitious target for generating code in a compiler. However, the obvious question is: why use a simulator when many people have workstations that contain a hardware, and hence significantly faster, implementation of this computer? One reason is that these workstations are not generally available. Another reason is that these ma- chine will not persist for many years because of the rapid progress leading to new and faster computers. Unfortunately, the trend is to make computers faster by executing several instruc- tions concurrently, which makes their architecture more difficult to understand and program. The MIPS architecture may be the epitome of a simple, clean RISC machine. In addition, simulators can provide a better environment for low-level programming than an actual machine because they can detect more errors and provide more features than an actual computer.
    [Show full text]
  • MIPS IV Instruction Set
    MIPS IV Instruction Set Revision 3.2 September, 1995 Charles Price MIPS Technologies, Inc. All Right Reserved RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure of the technical data contained in this document by the Government is subject to restrictions as set forth in subdivision (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 52.227-7013 and / or in similar or successor clauses in the FAR, or in the DOD or NASA FAR Supplement. Unpublished rights reserved under the Copyright Laws of the United States. Contractor / manufacturer is MIPS Technologies, Inc., 2011 N. Shoreline Blvd., Mountain View, CA 94039-7311. R2000, R3000, R6000, R4000, R4400, R4200, R8000, R4300 and R10000 are trademarks of MIPS Technologies, Inc. MIPS and R3000 are registered trademarks of MIPS Technologies, Inc. The information in this document is preliminary and subject to change without notice. MIPS Technologies, Inc. (MTI) reserves the right to change any portion of the product described herein to improve function or design. MTI does not assume liability arising out of the application or use of any product or circuit described herein. Information on MIPS products is available electronically: (a) Through the World Wide Web. Point your WWW client to: http://www.mips.com (b) Through ftp from the internet site “sgigate.sgi.com”. Login as “ftp” or “anonymous” and then cd to the directory “pub/doc”. (c) Through an automated FAX service: Inside the USA toll free: (800) 446-6477 (800-IGO-MIPS) Outside the USA: (415) 688-4321 (call from a FAX machine) MIPS Technologies, Inc.
    [Show full text]
  • MIPS Architecture • MIPS (Microprocessor Without Interlocked Pipeline Stages) • MIPS Computer Systems Inc
    Spring 2011 Prof. Hyesoon Kim MIPS Architecture • MIPS (Microprocessor without interlocked pipeline stages) • MIPS Computer Systems Inc. • Developed from Stanford • MIPS architecture usages • 1990’s – R2000, R3000, R4000, Motorola 68000 family • Playstation, Playstation 2, Sony PSP handheld, Nintendo 64 console • Android • Shift to SOC http://en.wikipedia.org/wiki/MIPS_architecture • MIPS R4000 CPU core • Floating point and vector floating point co-processors • 3D-CG extended instruction sets • Graphics – 3D curved surface and other 3D functionality – Hardware clipping, compressed texture handling • R4300 (embedded version) – Nintendo-64 http://www.digitaltrends.com/gaming/sony- announces-playstation-portable-specs/ Not Yet out • Google TV: an Android-based software service that lets users switch between their TV content and Web applications such as Netflix and Amazon Video on Demand • GoogleTV : search capabilities. • High stream data? • Internet accesses? • Multi-threading, SMP design • High graphics processors • Several CODEC – Hardware vs. Software • Displaying frame buffer e.g) 1080p resolution: 1920 (H) x 1080 (V) color depth: 4 bytes/pixel 4*1920*1080 ~= 8.3MB 8.3MB * 60Hz=498MB/sec • Started from 32-bit • Later 64-bit • microMIPS: 16-bit compression version (similar to ARM thumb) • SIMD additions-64 bit floating points • User Defined Instructions (UDIs) coprocessors • All self-modified code • Allow unaligned accesses http://www.spiritus-temporis.com/mips-architecture/ • 32 64-bit general purpose registers (GPRs) • A pair of special-purpose registers to hold the results of integer multiply, divide, and multiply-accumulate operations (HI and LO) – HI—Multiply and Divide register higher result – LO—Multiply and Divide register lower result • a special-purpose program counter (PC), • A MIPS64 processor always produces a 64-bit result • 32 floating point registers (FPRs).
    [Show full text]
  • Computer Organization EECC 550 • Introduction: Modern Computer Design Levels, Components, Technology Trends, Register Transfer Week 1 Notation (RTN)
    Computer Organization EECC 550 • Introduction: Modern Computer Design Levels, Components, Technology Trends, Register Transfer Week 1 Notation (RTN). [Chapters 1, 2] • Instruction Set Architecture (ISA) Characteristics and Classifications: CISC Vs. RISC. [Chapter 2] Week 2 • MIPS: An Example RISC ISA. Syntax, Instruction Formats, Addressing Modes, Encoding & Examples. [Chapter 2] • Central Processor Unit (CPU) & Computer System Performance Measures. [Chapter 4] Week 3 • CPU Organization: Datapath & Control Unit Design. [Chapter 5] Week 4 – MIPS Single Cycle Datapath & Control Unit Design. – MIPS Multicycle Datapath and Finite State Machine Control Unit Design. Week 5 • Microprogrammed Control Unit Design. [Chapter 5] – Microprogramming Project Week 6 • Midterm Review and Midterm Exam Week 7 • CPU Pipelining. [Chapter 6] • The Memory Hierarchy: Cache Design & Performance. [Chapter 7] Week 8 • The Memory Hierarchy: Main & Virtual Memory. [Chapter 7] Week 9 • Input/Output Organization & System Performance Evaluation. [Chapter 8] Week 10 • Computer Arithmetic & ALU Design. [Chapter 3] If time permits. Week 11 • Final Exam. EECC550 - Shaaban #1 Lec # 1 Winter 2005 11-29-2005 Computing System History/Trends + Instruction Set Architecture (ISA) Fundamentals • Computing Element Choices: – Computing Element Programmability – Spatial vs. Temporal Computing – Main Processor Types/Applications • General Purpose Processor Generations • The Von Neumann Computer Model • CPU Organization (Design) • Recent Trends in Computer Design/performance • Hierarchy
    [Show full text]
  • IDT79R4600 and IDT79R4700 RISC Processor Hardware User's Manual
    IDT79R4600™ and IDT79R4700™ RISC Processor Hardware User’s Manual Revision 2.0 April 1995 Integrated Device Technology, Inc. Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any respon- sibility for use of any circuitry described other than the circuitry embodied in an IDT product. ITD makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights, or other rights of Integrated Device Technology, Inc. LIFE SUPPORT POLICY Integrated Device Technology’s products are not authorized for use as critical components in life sup- port devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT. 1. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accor- dance with instructions for use provided in the labeling, can be reasonably expected to result in a sig- nificant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
    [Show full text]
  • MOTOROLA 1995 112P
    High-Performance Internal Product Portfolio Overview Issue 10 Fourth Quarter, 1995 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and µ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
    [Show full text]
  • Introduction to Playstation®2 Architecture
    Introduction to PlayStation®2 Architecture James Russell Software Engineer SCEE Technology Group In this presentation ä Company overview ä PlayStation 2 architecture overview ä PS2 Game Development ä Differences between PS2 and PC. Technology Group 1) Sony Computer Entertainment Overview SCE Europe (includes Aus, NZ, Mid East, America Technology Group Japan Southern Africa) Sales ä 40 million sold world-wide since launch ä Since March 2000 in Japan ä Since Nov 2000 in Europe/US ä New markets: Middle East, India, Korea, China ä Long term aim: 100 million within 5 years of launch ä Production facilities can produce 2M/month. Technology Group Design considerations ä Over 5 years, we’ll make 100,000,000 PS2s ä Design is very important ä Must be inexpensive (or should become that way) ä Technology must be ahead of the curve ä Need high performance, low price. Technology Group How to achieve this? ä Processor yield ä High CPU clock speed means lower yields ä Solution? ä Low CPU clock speed, but high parallelism ä Nothing readily available ä SCE designs custom chips. Technology Group 2) Technical Aspects of PlayStation 2 ä 128-bit CPU core “Emotion Engine” ä + 2 independent Vector Units ä + Image Processing Unit (for MPEG) ä GS - “Graphics Synthesizer” GPU ä SPU2 - Sound Processing Unit ä I/O Processor (CD/DVD, USB, i.Link). Technology Group “Emotion Engine” - Specifications ä CPU Core 128 bit CPU ä System Clock 300MHz ä Bus Bandwidth 3.2GB/sec ä Main Memory 32MB (Direct Rambus) ä Floating Point Calculation 6.2 GFLOPS ä 3D Geometry Performance 66 Million polygons/sec.
    [Show full text]
  • Sony's Emotionally Charged Chip
    VOLUME 13, NUMBER 5 APRIL 19, 1999 MICROPROCESSOR REPORT THE INSIDERS’ GUIDE TO MICROPROCESSOR HARDWARE Sony’s Emotionally Charged Chip Killer Floating-Point “Emotion Engine” To Power PlayStation 2000 by Keith Diefendorff rate of two million units per month, making it the most suc- cessful single product (in units) Sony has ever built. While Intel and the PC industry stumble around in Although SCE has cornered more than 60% of the search of some need for the processing power they already $6 billion game-console market, it was beginning to feel the have, Sony has been busy trying to figure out how to get more heat from Sega’s Dreamcast (see MPR 6/1/98, p. 8), which has of it—lots more. The company has apparently succeeded: at sold over a million units since its debut last November. With the recent International Solid-State Circuits Conference (see a 200-MHz Hitachi SH-4 and NEC’s PowerVR graphics chip, MPR 4/19/99, p. 20), Sony Computer Entertainment (SCE) Dreamcast delivers 3 to 10 times as many 3D polygons as and Toshiba described a multimedia processor that will be the PlayStation’s 34-MHz MIPS processor (see MPR 7/11/94, heart of the next-generation PlayStation, which—lacking an p. 9). To maintain king-of-the-mountain status, SCE had to official name—we refer to as PlayStation 2000, or PSX2. do something spectacular. And it has: the PSX2 will deliver Called the Emotion Engine (EE), the new chip upsets more than 10 times the polygon throughput of Dreamcast, the traditional notion of a game processor.
    [Show full text]
  • RIP Architecture L Technical Information
    L Technical Information RIP Architecture A raster image processor (RIP) is a computer with a very specific task to perform. It translates a series of computer commands into something that an output device can print. For an imagesetter, this means the instructions that instruct the laser to expose certain areas on the film. Acronyms ASIC Application Specific Integrated Circuit RIP architecture refers to the CISC Complex Instruction Set Computer 1An excellent source of design of the RIP, particularly CPU Central Processing Unit information on computer EPROM Erasable Programmable Read-Only technology is The Computer the hardware and software Memory Glossary by Alan Freedman. that make the RIP work. It is I/O Input/Output It is available from The impossible to discuss RIP MHz Megahertz Computer Language architecture without MIPS Million Instructions Per Second Company, (215) 297-5999. mentioning a number of 1 (also the name of a company that computer buzz words , many manufactures CPUs) of which are acronyms (see PROM Programmable Read-Only Memory list to right). And so to begin, RIP Raster Image Processor we’ll start with a review of RISC Reduced Instruction Set Computer computer basics, and see how SPARC Scalable Performance ARChitecture those principles apply to RIPs. TAXI Transparent Asynchronous Xmitter receiver Interface XMO eXtended Memory Option Computer basics The CPU of a computer is where the bulk of the computing gets done. Microprocessor designations The CPU may also be called the Intel Corporation microprocessor if the CPU is built on a • 8080, 8088 single miniaturized electronic circuit (i.e. • 8086, 80286, 80386, 80486 chip).
    [Show full text]
  • EOL Notification – E200 & E270 Series Industrial SLC Eusb Modules
    EOL NOTIFICATION DOCUMENT TITLE: EOL Notification – E200 & E270 Series Industrial SLC eUSB Modules DEPT: Marketing DOCUMENT NO. 412-0052-00 PRINT DATE: 6/9/2020 REV A Page 1 of 2 REVISION HISTORY CHANGE REV DESCRIPTION OF CHANGE DATE REQUEST # A Initial Release 6/12/20 NA Title of EOL: E200 & E270 Series Industrial SLC eUSB Modules Date: 6/12/2020 EOL No: 412-0052-00 EOL Effective Date: 6/15/2020 Last Time Buy Date: 11/13/2020 Last Time Ship Date: 12/15/2021 Description: Due to the discontinuation of the controller and/or older process nodes of SLC NAND flash by the manufacturers, Delkin Devices is announcing end of life on the E200 & E270 Series Industrial SLC eUSB Module product lines. Products Affected: See part number list on page 2. Impact of Change: The part numbers listed will be offered for a Last Time Buy through 11/13/2020 and Last Time Shipment through 12/15/2021, subject to component availability from the manufacturer. Delkin recommends immediate qualification of our E300 Series Industrial SLC eUSB Module, which utilizes the latest controller and flash technology. Reference Documents/Attachments: Engineering Specification 401-0451-00 for the new E300 Series Industrial SLC eUSB Module can be downloaded at Delkin.com. Qualification Samples: Qualification samples of the replacement part numbers are available now, and you are encouraged to contact your Delkin Sales Representative to discuss your requirements and arrange for samples. Please direct any other questions to your Delkin Sales Representative. Sincerely, Tina Guidotti Director of Product Management Delkin Devices, Inc.
    [Show full text]
  • 3 Financial Mathematics
    23/09/2017 SIMPLE INTEREST FINANCE AND GROWTH Interest is based only on the original • Simple Interest sum of money • Hire Purchase Agreements Rand value of interest remains constant • Compound Interest Formula: A = P(1 + n.i) • Inflation A = Total Amount • Population Growth P = Principle int erest _ rate • i Exchange Rates i = Interest Rate (where 100 ) n = Number of Years 1 2 Example 1: R1500 is invested for 2 years at 18% per Example 2: R50 000 is invested for 18 years at 16% p.a. annum (p.a.) simple interest. simple interest. Determine: a) the value of the investment after 18 years Value of investment after 1 year: A = R1500 + 18% of R1500 b) the simple interest earned after 18 years = R1500 + R270 P = R50 000 ; I = 0.16 p.a ; n = 18 years = R1770 a) A = P(1 + i.n) Value of investment after 2 years: A = R50 000 (1 + 0,16.18) A = R1770 + 18% of R1500 A = R194 000 = R1770 + R270 = R2040 b) Interest received Therefore value of interest remains constant. = A - P = R194 000 – R50 000 Using the Simple Interest formula: = R144 000. A = P(1 + i.n) A = R1500(1 + 0,18 x 2) A = R2040 3 4 Example 3: How much was invested 4 years ago if the Example 4: R1 600 accumlates to R3 000 after 4 years. value of the investment is currently worth R7 000? The Find the interest rate if the investment earned simple interest rate was 7% p.a. simple interest. interest. A = R3000 ; P = R1600 ; n = 4 years A = R7000 ; n = 4 years ; i = 0.07 A = P(1 + i.n) A = P(1+i.n) R3000 = R1600(1 + i.4) R7000 = P(1 + 0,07 x 4) R3000 = R1600 + 4800i R7000 = P(l + 0,28) R3000 – R1600 = 4800i R7000 = P(1,28) R1500 = 4800i R1500 4800 = i R7000 i = 0,3125 P 1,28 r = i x 100 = 0,3125 x 100 P = R5468,75 = 31,25% Simple Interest Calculator 5 6 1 23/09/2017 3.
    [Show full text]
  • R1000/R2000/R3000 R4000/R6000/R8000-W Series Compact, Pressure Gauge Embedded
    Regulator standard white Series R1000/R2000/R3000 R4000/R6000/R8000-W Series Compact, pressure gauge embedded. Port size: 1/8 to 1 JIS symbol Specifications Descriptions R1000-W R2000-W R3000-W R4000-W R6000-W R8000-W Appearance Working fluid Compressed air Max. working pressure MPa 1 Withstanding pressure MPa 1.5 Ambient temperature range °C 5 to 60 Note 1 Set pressure range MPa 0.05 to 0.85 Relief With relief mechanism 1/8, 1/4 1/4, 3/8 1/4, 3/8 1/4, 3/8, 1/2 3/4, 1 3/4, 1 Port size Rc, NPT, G (3/8 uses an adaptor) (1/2 uses an adaptor) (1/2 uses an adaptor) (3/4 uses an adaptor) (1 1/4 uses an adaptor) (1 1/4 uses an adaptor) Product weight kg 0.16 0.31 0.45 0.7 1.0 1.6 Standard accessories Pressure gauge, nut for panel mount Pressure gauge Note 1: The working temperature range of the pressure switch with indicator PPD assembly "R1" is 5 to 50°C. Ozone specifications (Ending 12) R*000 - ··· - W ··· - P11 Clean room specifications (catalog No. CB-033S) MDust generation preventing structure for use in cleanrooms R*000 - ··········· - P7* Secondary battery compatible specifications (catalog No. CC-947) MStructured for use in secondary battery manufacturing processes R*000 - ··········· - P4* 378 Regulator Series How to order How to order * Refer to page 274 for the explanation of the option. A Model no. R R R R R R R1000 6 W L A6W 1 2 3 4 6 8 G Attachment (attached) 0 0 0 0 0 0 F Piping adaptor set (attached) 0 0 0 0 0 0 0 0 0 0 0 0 Symbol Descriptions A Model no.
    [Show full text]