Netlist Grammar & Parser Implementation

Total Page:16

File Type:pdf, Size:1020Kb

Netlist Grammar & Parser Implementation INTRODUCTION TO DESIGN AUTOMATION LectureLecture 5.5. NetlistNetlist GrammarGrammar (brief)(brief) && ParserParser ImplementationImplementation Guoyong Shi, PhD [email protected] School of Microelectronics Shanghai Jiao Tong University Fall 2010 2010-9-27 Slide 1 OutlineOutline • Netlist Grammar Spice background Spice devices and analyses • Netlist parser implementation Symbol table Data structure for models & devices Loading and solving flow in Spice * This lecture can be used as a simple Spice simulator manual. 2010-9-27 Lecture 5 slide 2 SPICESPICE • Simulation Program with IC Emphasis • First developed at UC Berkeley by Laurence Nagel (1972) • First version contained simple diode, BJT and MOS transistor models • Spawned many other programs with similar netlist syntax (HSPICE, PSpice, ...) as well as many other simulators (Eldo, Spectre, Sabre, ADS, ...) 2010-9-27 Lecture 5 slide 3 SPICESPICE HistoryHistory 1969-70 The CANCER Project (Ron Rohrer and Class project) 1970-72 CANCER Program (Ron Rohrer and Larry Nagel) May 1972 SPICE I released to Public Domain July 1975 SPICE 2A E. Cohen following Nagel’s Research Fall 1975 SPICE 2C Mid 1976 SPICE 2D New MOS Models Jan 1979 SPICE 2E MOS Model Levels Jan 1980 SPICE 2F SPICE in C, new MOS charge models Sep 1980 SPICE 2G Pivoting in linear solver Aug 1982 SPICE 2G Aug 1986 SPICE 3 (Sparse package by Ken Kundert) ..... 1990 SPICE not maintained anymore until today BSIM modeling continued (BSIM3/BSIM4) 2010-9-27 Lecture 5 slide 4 TheThe LatestLatest spice3f4spice3f4 SourceSource • http://embedded.eecs.berkeley.edu/pubs/down loads/spice/index.htm • You may download all source code there. • Try to install it in your computer. Easier on Linux machine Harder in cygwin • Read the source code if you like challenges !! • I’ll introduce some of the algorithms used in SPICE in this course. 2010-9-27 Lecture 5 slide 5 SpiceSpice NetlistNetlist FormatFormat • The first line is supposed to be the title of a circuit; • The last line must be ".END". • The order of the lines between the 1st and the last is arbitrary (except for the continuation lines.) • A line is continued by entering a '+' (plus) in column 1 of the following line. • A circuit is defined by a set of devices and their connections; a device is described by a name, nodes in the circuit, and values or models that specify the electric property of this device. • A set of control lines that define the model parameters or the run controls. • A name field must begin with a letter (A through Z) and cannot contain any delimiters. • Spice3 nodes names may be arbitrary character strings. 2010-9-27 Lecture 5 slide 6 SpiceSpice NetlistNetlist FormatFormat • The ground node must be named '0'. • The circuit cannot contain: 1. a loop of voltage sources and/or inductors; 2. a cutset of current sources and/or capacitors. • Each node in the circuit must have a DC path to the ground. • Every node must have at least two connections except for transmission line nodes (to permit unterminated transmission lines) and MOSFET substrate nodes (which have two internal connections.) 2010-9-27 Lecture 5 slide 7 ResistorResistor • Lumped Resistor Grammar: Rname <node> <node> <val> • Examples R1 1 2 100 RC1 12 17 1K • Semiconductor Resistor Grammar: Rname <node> <node> [<val>] <M_NAME> <L=len> <W=width> <TEMP=T> • Example Rm 3 7 RMODEL L=10u W=1u 2010-9-27 Lecture 5 slide 8 ResistorResistor • Grammar Rname <node> <node> [<val>] <M_NAME> <L=len> <W=width> <TEMP=T> • Example (Resistor with model) Rm 3 7 RMODEL L=10u W=1u • If <val> is specified, it overrides the geometric info following the <val> • If <M_NAME> is specified, then resistance is calculated from the process info in the model using the given length (L) and width (W). 2010-9-27 Lecture 5 slide 9 CapacitorCapacitor • CXXXXXXX N+ N- VALUE < IC=INCOND > • N+ and N- are the positive and negative element nodes, respectively. VALUE is the capacitance in Farads. • The (optional) initial condition is the initial (time-zero) value of capacitor voltage (in Volts). • Note that the initial conditions (if any) apply only if the UIC option is specified on the .TRAN control line. • Examples: CBYP 13 0 1UF COSC 17 23 10U IC=3V 2010-9-27 Lecture 5 slide 10 SemiconductorSemiconductor CapacitorsCapacitors • CXXXXXXX N1 N2 < VALUE> < MNAME > < L=LENGTH > < W=WIDTH> < IC=VAL > • This allows for the calculation of the actual capacitance value from strictly geometric information and the specifications of the process. • If VALUE is specified, it defines the capacitance. • If MNAME is specified, then the capacitance is calculated from the process information in the model MNAME and the given LENGTH and WIDTH. • If VALUE is not specified, then MNAME and LENGTH must be specified. If WIDTH is not specified, then it is taken from the default width given in the model. • Either VALUE or MNAME, LENGTH, and WIDTH may be specified, but not both sets. • Examples: • CLOAD 2 10 10P • CMOD 3 7 CMODEL L=10u W=1u 2010-9-27 Lecture 5 slide 11 InductorInductor • LYYYYYYY N+ N- VALUE < IC=INCOND > • N+ and N- are the positive and negative element nodes, respectively. VALUE is the inductance in Henries. • The (optional) initial condition is the initial (time-zero) value of inductor current (in Amps) that flows from N+, through the inductor, to N-. • Note that the initial conditions (if any) apply only if the UIC option is specified on the .TRAN analysis line. • Examples: LLINK 42 69 1UH LSHUNT 23 51 10U IC=15.7MA 2010-9-27 Lecture 5 slide 12 MutualMutual InductorsInductors • KXXXXXXX LYYYYYYY LZZZZZZZ VALUE • LYYYYYYY and LZZZZZZZ are the names of the two coupled inductors, and VALUE is the coefficient of coupling, 0 < K ≤ 1. • Using the 'dot' convention, place a 'dot' on the first node of each inductor. • Examples: K43 LAA LBB 0.999 KXFRMR L1 L2 0.87 2010-9-27 Lecture 5 slide 13 DiodeDiode (D)(D) • DXXXXXXX N+ N- MNAME <AREA> <OFF> <IC=VD> <TEMP=T> • Examples: • DBRIDGE 2 10 DIODE1 DCLMP 3 7 DMOD 3.0 IC=0.2 • MNAME is the model name, • AREA is the area factor (default to 1.0), • OFF indicates an (optional) starting condition on the device for dc analysis. 2010-9-27 Lecture 5 slide 14 DiodeDiode D1 1 2 0V 88.03e-24V D1N4148 VOFF = 0 V3 *DIODE01.CIR – Half-wave rectifier VAMPL = 12.6 R1 FREQ = 1000 1k .lib "nom.lib" 0 0V V1 1 0 SIN(0 12.6 1000) D1 1 2 D1N4148 0 R1 2 0 1K .TRAN 0.1M 10M 5M 0.01M .PROBE .END 2010-9-27 Lecture 5 slide 15 BJTBJT (Q)(Q) • Bipolar Junction Transistors (BJTs) • QXXXXXXX NC NB NE <NS> MNAME <AREA> <OFF> <IC=VBE, VCE> <TEMP=T> • Examples: • Q23 10 24 13 QMOD IC=0.6, 5.0 Q50A 11 26 4 20 MOD1 • NC, NB, and NE are the collector, base, and emitter nodes, respectively. NS is the (optional) substrate node. If unspecified, ground is used. • MNAME is the model name, AREA is the area factor, and OFF indicates an (optional) initial condition on the device for the DC analysis. • If the area factor is omitted, a value of 1.0 is assumed. • The (optional) initial condition specification using IC=VBE, VCE is intended for use with the UIC option on the .TRAN control line. • The (optional) TEMP value is the temperature at which this device is to operate, and overrides the temperature specification on the .OPTION control line. 2010-9-27 Lecture 5 slide 16 TransistorTransistor CircuitCircuit 5.000V R2 * source ONE_TRANSISTOR 1k 4.910V5 5Vdc V2 R_R1 1 2 10k Q1 R_R2 3 5 1k R1 600.0mV 592.0mV Q2N2222 3 R_R3 0 4 100 110k 2 VOFF = 0.6 V3 9.125mV V_V2 5 0 5Vdc VAMPL = 0.05 FREQ = 1000 R34 Q_Q1 3 2 4 Q2N2222 100 V_V3 1 0 0V +SIN 0.6 0.05 1000 0 0 0 0 2010-9-27 Lecture 5 slide 17 JFETJFET (J)(J) • Junction Field-Effect Transistors (JFETs) • JXXXXXXX ND NG NS MNAME < AREA > < OFF > < IC=VDS, VGS > < TEMP=T > • Examples: • J1 7 2 3 JM1 OFF 2010-9-27 Lecture 5 slide 18 IndependentIndependent VoltageVoltage SourcesSources • VXXXXXXX N+ N- << DC > DC/TRAN VALUE> < AC < ACMAG < ACPHASE >>> < DISTOF1 < F1MAG < F1PHASE >>> < DISTOF2 < F2MAG < F2PHASE >>> Examples: • VCC 10 0 DC 6 VIN 13 2 0.001 AC 1 SIN(0 1 1MEG) 0.001 is DC value. AC 1 is for AC analysis with magnitude 1. • SIN(0 1 1MEG) is a for transient analysis. • A source can be assigned values for DC, AC, and tran analysis. • VMEAS 12 9 VCARRIER 1 0 DISTOF1 0.1 -90.0 VMODULATOR 2 0 DISTOF2 0.01 • Zero-valued voltage sources (representing short-circuits) can be used for measuring current (ammeters). 2010-9-27 Lecture 5 slide 19 IndependentIndependent CurrentCurrent SourcesSources • General form: IYYYYYYY N+ N- << DC> DC/TRAN VALUE> < AC < ACMAG < ACPHASE >>> < DISTOF1 < F1MAG > F1PHASE>>> < DISTOF2 < F2MAG < F2PHASE >>> • Positive current is assumed to flow from the positive (+) node, through the source, to the negative (-) node. • A current source of positive value forces current to flow out of the N+ node, through the source, and into the N- node. 21 • Examples: ISRC 23 21 AC 0.333 45.0 SFFM(0 1 10K 5 1K) • SFFM stands for Frequency-Modulated Sinusoidal Function. 23 • Its standard form is SFFM(V0 Va fc mdi fs) • Its mathematical form is v(t) = V0 + Va * [sin(2*pi*fc*t + mdi*sin(2*pi*fs*t))]. • IIN1 1 5 AC 1 DISTOF1 DISTOF2 0.001 2010-9-27 Lecture 5 slide 20 TimeTime--DependentDependent IndependentIndependent SourcesSources • Any independent source can be assigned a time- dependent value for transient analysis.
Recommended publications
  • HSPICE Tutorial
    UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE105 Lab Experiments HSPICE Tutorial Contents 1 Introduction 1 2 Windows vs. UNIX 1 2.1 Windows ......................................... ...... 1 2.1.1 ConnectingFromHome .. .. .. .. .. .. .. .. .. .. .. .. ....... 2 2.1.2 RunningHSPICE ................................. ..... 2 2.2 UNIX ............................................ ..... 3 2.2.1 Software...................................... ...... 3 2.2.2 RunningSSH.................................... ..... 4 2.2.3 RunningHSPICE ................................. ..... 4 3 Simulating Circuits in HSPICE and Awaves 5 3.1 HSPICENetlistSyntax ............................. .......... 5 3.2 Examples ........................................ ....... 6 3.2.1 Transient analysis of a simple RC circuit . ............... 6 3.2.2 Operatingpointanalysisforadiode . ............. 7 3.2.3 DCanalysisofadiode............................ ........ 8 3.2.4 ACanalysisofahigh-passfilter. ............ 9 3.2.5 Transferfunctionanalysis . ............ 10 3.2.6 Pole-zeroanalysis. .......... 10 3.2.7 The .measure command................................... 11 3.3 Includinganotherfile. .. .. .. .. .. .. .. .. .. .. .. .. ............ 12 4 Using Awaves 13 4.1 Interfacedescription . ............. 13 4.2 Deletingplots................................... .......... 13 4.3 Printingplots................................... .......... 13 4.4 Makingameasurement .............................. ......... 13 4.5 Zooming........................................
    [Show full text]
  • Nanoelectronic Mixed-Signal System Design
    Nanoelectronic Mixed-Signal System Design Saraju P. Mohanty Saraju P. Mohanty University of North Texas, Denton. e-mail: [email protected] 1 Contents Nanoelectronic Mixed-Signal System Design ............................................... 1 Saraju P. Mohanty 1 Opportunities and Challenges of Nanoscale Technology and Systems ........................ 1 1 Introduction ..................................................................... 1 2 Mixed-Signal Circuits and Systems . .............................................. 3 2.1 Different Processors: Electrical to Mechanical ................................ 3 2.2 Analog Versus Digital Processors . .......................................... 4 2.3 Analog, Digital, Mixed-Signal Circuits and Systems . ........................ 4 2.4 Two Types of Mixed-Signal Systems . ..................................... 4 3 Nanoscale CMOS Circuit Technology . .............................................. 6 3.1 Developmental Trend . ................................................... 6 3.2 Nanoscale CMOS Alternative Device Options ................................ 6 3.3 Advantage and Disadvantages of Technology Scaling . ........................ 9 3.4 Challenges in Nanoscale Design . .......................................... 9 4 Power Consumption and Leakage Dissipation Issues in AMS-SoCs . ................... 10 4.1 Power Consumption in Various Components in AMS-SoCs . ................... 10 4.2 Power and Leakage Trend in Nanoscale Technology . ........................ 10 4.3 The Impact of Power Consumption
    [Show full text]
  • Writing Simple Spice Netlists
    By Joshua Cantrell Page <1> [email protected] Writing Simple Spice Netlists Introduction Spice is used extensively in education and research to simulate analog circuits. This powerful tool can help you avoid assembling circuits which have very little hope of operating in practice through prior computer simulation. The circuits are described using a simple circuit description language which is composed of components with terminals attached to particular nodes. These groups of components attached to nodes are called netlists. Parts of a Spice Netlist A Spice netlist is usually organized into different parts. The very first line is ignored by the Spice simulator and becomes the title of the simulation.1 The rest of the lines can be somewhat scattered assuming the correct conventions are used. For commands, each line must start with a ‘.’ (period). For components, each line must start with a letter which represents the component type (eg., ‘M’ for MOSFET). When a command or component description is continued on multiple lines, a ‘+’ (plus) begins each following line so that Spice knows it belongs to whatever is on the previous line. Any line to be ignored is either left blank, or starts with a ‘*’ (asterik). A simple Spice netlist is shown below: Spice Simulation 1-1 *** MODEL Descriptions *** .model nm NMOS level=2 VT0=0.7 KP=80e-6 LAMBDA=0.01 vdd *** NETLIST Description *** R1 M1 M1 vdd ng 0 0 nm W=3u L=3u in 3µ/3µ + R1 in ng 50 ng 5V - Vdd Vdd vdd 0 5 50Ω Vin in 0 2.5 Vin + *** SIMULATION Commands *** - 2.5V 0 .op .end Figure 1: Schematic of Spice Simulation 1-1 Netlist The first line is the title of the simulation.
    [Show full text]
  • SPICE Netlist Generation for Electrical Parasitic Modeling of Multi-Chip Power Module Designs Peter Tucker University of Arkansas, Fayetteville
    University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Electrical Engineering Theses 5-2013 SPICE netlist generation for electrical parasitic modeling of multi-chip power module designs Peter Tucker University of Arkansas, Fayetteville Follow this and additional works at: http://scholarworks.uark.edu/eleguht Part of the Electrical and Electronics Commons, and the Electronic Devices and Semiconductor Manufacturing Commons Recommended Citation Tucker, Peter, "SPICE netlist generation for electrical parasitic modeling of multi-chip power module designs" (2013). Electrical Engineering Undergraduate Honors Theses. 4. http://scholarworks.uark.edu/eleguht/4 This Thesis is brought to you for free and open access by the Electrical Engineering at ScholarWorks@UARK. It has been accepted for inclusion in Electrical Engineering Undergraduate Honors Theses by an authorized administrator of ScholarWorks@UARK. For more information, please contact [email protected], [email protected]. SPICE NETLIST GENERATION FOR ELECTRICAL PARASITIC MODELING OF MULTI-CHIP POWER MODULE DESIGNS SPICE NETLIST GENERATION FOR ELECTRICAL PARASITIC MODELING OF MULTI-CHIP POWER MODULE DESIGNS An Undergraduate Honors College Thesis in the Department of Electrical Engineering College of Engineering University of Arkansas Fayetteville, AR by Peter Nathaniel Tucker April 2013 ABSTRACT Multi-Chip Power Module (MCPM) designs are widely used in the area of power electronics to control multiple power semiconductor devices in a single package. The work described in this thesis is part of a larger ongoing project aimed at designing and implementing a computer aided drafting tool to assist in analysis and optimization of MCPM designs. This thesis work adds to the software tool the ability to export an electrical parasitic model of a power module layout into a SPICE format that can be run through an external SPICE circuit simulator.
    [Show full text]
  • Simulatorreference.Pdf
    SIMetrix SPICE and Mixed Mode Simulation Simulator Reference Manual Copyright ©1992-2006 Catena Software Ltd. Trademarks PSpice is a trademark of Cadence Design Systems Inc. Star-Hspice is a trademark of Synopsis Inc. Contact Catena Software Ltd., Terence House, 24 London Road, Thatcham, RG18 4LQ, United Kingdom Tel.: +44 1635 866395 Fax: +44 1635 868322 Email: [email protected] Internet http://www.catena.uk.com Copyright © Catena Software Ltd 1992-2006 SIMetrix 5.2 Simulator Reference Manual 1/1/06 Catena Software Ltd. is a member of the Catena group of companies. See http://www.catena.nl Table of Contents Table of Contents Chapter 1 Introduction The SIMetrix Simulator - What is it? ................................10 A Short History of SPICE.................................................10 Chapter 2 Running the Simulator Using the Simulator with the SIMetrix Schematic Editor..12 Adding Extra Netlist Lines ........................................12 Displaying Net and Pin Names.................................12 Editing Device Parameters.......................................13 Editing Literal Values - Using shift-F7 ......................13 Running in non-GUI Mode...............................................14 Overview...................................................................14 Syntax.......................................................................14 Aborting ....................................................................15 Reading Data............................................................16 Configuration
    [Show full text]
  • Standard Cell Library Design and Optimization with CDM for Deeply Scaled Finfet Devices
    Standard Cell Library Design and Optimization with CDM for Deeply Scaled FinFET Devices. by Ashish Joshi, B.E A Thesis In Electrical Engineering Submitted to the Graduate Faculty of Texas Tech University in Partial Fulfillment of the Requirements for the Degree of MASTER OF SCIENCES IN ELECTRICAL ENGINEERING Approved Dr. Tooraj Nikoubin Chair of Committee Dr. Brian Nutter Dr. Stephen Bayne Mark Sheridan Dean of the Graduate School May, 2016 © Ashish Joshi, 2016 Texas Tech University, Ashish Joshi, May 2016 ACKNOWLEDGEMENTS I would like to sincerely thank my supervisor Dr. Nikoubin for providing me the opportunity to pursue my thesis under his guidance. He has been a commendable support and guidance throughout the journey and his thoughtful ideas for problems faced really been the tremendous help. His immense knowledge in VLSI designs constitute the rich source that I have been sampling since the beginning of my research. I am especially indebted to my thesis committee members Dr. Bayne and Dr. Nutter. They have been very gracious and generous with their time, ideas and support. I appreciate Dr. Nutter’s insights in discussing my ideas and depth to which he forces me to think. I would like to thank Texas Instruments and my colleagues Mayank Garg, Jun, Alex, Amber, William, Wenxiao, Shyam, Toshio, Suchi at Texas Instruments for providing me the opportunity to do summer internship with them. I continue to be inspired by their hard work and innovative thinking. I learnt a lot during that tenure and it helped me identifying my field of interest. Internship not only helped me with the technical aspects but also build the confidence to accept the challenges and come up with the innovative solutions.
    [Show full text]
  • SPICE Netlist Generation for Electrical Parasitic Modeling of Multi-Chip Power Module Designs Peter Tucker University of Arkansas, Fayetteville
    University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Electrical Engineering Theses 5-2013 SPICE netlist generation for electrical parasitic modeling of multi-chip power module designs Peter Tucker University of Arkansas, Fayetteville Follow this and additional works at: http://scholarworks.uark.edu/eleguht Recommended Citation Tucker, Peter, "SPICE netlist generation for electrical parasitic modeling of multi-chip power module designs" (2013). Electrical Engineering Undergraduate Honors Theses. 4. http://scholarworks.uark.edu/eleguht/4 This Thesis is brought to you for free and open access by the Electrical Engineering at ScholarWorks@UARK. It has been accepted for inclusion in Electrical Engineering Undergraduate Honors Theses by an authorized administrator of ScholarWorks@UARK. For more information, please contact [email protected]. SPICE NETLIST GENERATION FOR ELECTRICAL PARASITIC MODELING OF MULTI-CHIP POWER MODULE DESIGNS SPICE NETLIST GENERATION FOR ELECTRICAL PARASITIC MODELING OF MULTI-CHIP POWER MODULE DESIGNS An Undergraduate Honors College Thesis in the Department of Electrical Engineering College of Engineering University of Arkansas Fayetteville, AR by Peter Nathaniel Tucker April 2013 ABSTRACT Multi-Chip Power Module (MCPM) designs are widely used in the area of power electronics to control multiple power semiconductor devices in a single package. The work described in this thesis is part of a larger ongoing project aimed at designing and implementing a computer aided drafting tool to assist in analysis and optimization of MCPM designs. This thesis work adds to the software tool the ability to export an electrical parasitic model of a power module layout into a SPICE format that can be run through an external SPICE circuit simulator.
    [Show full text]
  • Computer Aided Design of Electronic Devices
    TOMSK POLYTECHNIC UNIVERSITY O.A. Kozhemyak, D.N. Ogorodnikov COMPUTER AIDED DESIGN OF ELECTRONIC DEVICES It is recommended for publishing as a study aid by the Editorial Board of Tomsk Polytechnic University Tomsk Polytechnic University Publishing House 2014 1 UDC 621.38(075.8) BBC 31.2 K58 Kozhemyak O.A. K58 Computer aided design of electronic devices: study aid / O.A. Kozhemyak, D.N. Ogorodnikov; Tomsk Polytechnic University. – Tomsk: TPU Publishing House, 2014. – 130 p. This textbook focuses on the basic notions, history, types, technology and applications of computer-aided design. Methods of electronic devices simulation, automated design of power electronic devices and components, constructive- technological design are considered and discussed. Some features of the popular electronics CADs are also shown. There are a lot of practical examples using CADs of electronics. The textbook is designed at the Department of Industrial and Medical Electronics of TPU. It is intended for students majoring in the specialty „Electronics and Nanoelectronics‟. UDC 621.38(075.8) BBC 31.2 Reviewer Cand.Sc, Head of Laboratory, Tomsk State University of Control Systems and Radioelectronics Aleksandr V. Osipov © STE HPT TPU, 2014 © Kozhemyak O.A., Ogorodnikov D.N., 2014 © Design. Tomsk Polytechnic University Publishing House, 2014 2 Introduction. CAD around Us ........................................................................... 5 What is CAD? ................................................................................................ 5 Overview
    [Show full text]
  • A Short SPICE Tutorial
    A Short SPICE Tutorial Kenneth H. Carpenter Department of Electrical and Computer Engineering Kanas State University September 15, 2003 - November 10, 2004 1 Introduction SPICE is an acronym for “Simulation Program with Integrated Circuit Em- phasis.” There are many versions of this program, but all are based on the work done at the University of California at Berkeley[1], which resulted in two major, final versions: SPICE2G6 and SPICE3F4. Others have enhanced and extended (and fixed bugs) in these to produce new versions. Some of these are commercial; some are free software. In the following tutorial, the “lowest common denominator” of all the SPICE versions is described. That is, the SPICE input files will work with all the versions (known to the au- thor). (Comments on how to extend the input files to take advantage of special features of special versions will be given in a few places.) SPICE uses a modified nodal analysis method[2] to solve electrical cir- cuits. To communicate the topology of the circuit and the circuit values to SPICE one requires an input file containing a netlist. To communicate the analyses one requires from the program one places control lines in the input file. To obtain output from the analyses one places output control lines in the input file. The details of constructing this input file follow. 2 SPICE input file syntax All SPICE circuit simulators require an input file. This input file is an ASCII text file. The input file is line oriented. 1 2.1 Lines in a SPICE input file • The first line of the file is a title to be placed on the output.
    [Show full text]
  • CL User Guide T of C
    Contents Chapter 1 — Introduction ............................................................................ 1-1 What is CircuitLogix?...............................................................................................................1-1 Required Hardware/Software ...................................................................................................1-3 First Time Installation ..............................................................................................................1-3 Multi-user (Project) Installations .............................................................................................1-3 Using On-line Help ..................................................................................................................1-5 Where to go from here .............................................................................................................1-6 Technical Support ....................................................................................................................1-6 Required User Background ......................................................................................................1-6 Chapter 2 — Schematic Capture ................................................................. 2-1 Getting Started—Schematic Example .......................................................................................2-1 The Editing Tools ....................................................................................................................2-4 Placing
    [Show full text]
  • Pspice Tutorial
    PSpice Tutorial (usage of simulator ) × (common sense) ≈ constant L. Pacher SPICE Simulation Program with Integrated Circuits Emphasis Berkeley University open source code (initially coded in FORTRAN, rewritten in C) analog-only circuits simulator command-line tool with a plain text input file (.cir ) ● interpreted 'markup' and programming language (both UNIX and MS-DOS shells) ● input file = netlist + electrical models + analysis statements ● spice < inputFile.cir | more ● plain text output file new SPICE-like commercial versions with graphical interfaces : PSpice, HSpice, LTSpice, Spectre etc. 2 PSpice Personal SPICE the SPICE version for personal computers with MS Windows operating systems analog, digital and mixed-signals simulator initially developed by MicroSim and then bought by OrCAD at present purchased by Cadence Design Systems free versions: ● PSpice Student 9.1 - max. 10 transistors ● OrCAD PCB Designer 16.5 Lite (demo) - max. 20 transistors industry standard PCB development suite 3 Tools overview Capture - schematic entry tool PSpice A/D - analog, digital and mixed-circuits simulator PSpice Advanced Analysis - Monte Carlo, sensitivity/worst case etc. analyses PSpice Model Editor - edit text SPICE models or extract models from data sheets PSpice Stimulus Editor – graphical editor for time-based waveform 4 Getting started Project Manager schematic window log file 5 Working with projects your work is organized into projects ( .opj main file) specify a new folder in C:\pspice\designs with the same name of the
    [Show full text]
  • Table of Contents
    Table of Contents Introduction 4 Preface ............................................................................................................ 4 SwitcherCAD III Overview ............................................................................... 6 Hardware Requirements.................................................................................. 7 Software Installation ........................................................................................ 8 License Agreement/Disclaimer........................................................................ 8 Mode of Operation 10 Overview........................................................................................................ 10 Example Circuits............................................................................................ 10 General Purpose Schematic Driven SPICE .................................................. 11 Externally Generated Netlists........................................................................ 12 Efficiency Report ........................................................................................... 13 Schematic Capture 15 Basic Schematic Editing................................................................................ 15 Label a node name........................................................................................ 19 Schematic Colors .......................................................................................... 20 Placing New Components ............................................................................
    [Show full text]