DOCSLIB.ORG

CL User Guide T of C

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
CL User Guide T of C Contents Chapter 1 — Introduction ............................................................................ 1-1 What is CircuitLogix?...............................................................................................................1-1 Required Hardware/Software ...................................................................................................1-3 First Time Installation ..............................................................................................................1-3 Multi-user (Project) Installations .............................................................................................1-3 Using On-line Help ..................................................................................................................1-5 Where to go from here .............................................................................................................1-6 Technical Support ....................................................................................................................1-6 Required User Background ......................................................................................................1-6 Chapter 2 — Schematic Capture ................................................................. 2-1 Getting Started—Schematic Example .......................................................................................2-1 The Editing Tools ....................................................................................................................2-4 Placing Devices ........................................................................................................................2-6 Wiring the Circuit.....................................................................................................................2-9 Using Bus Wires .................................................................................................................... 2-11 Labeling the Circuit ................................................................................................................ 2-12 Netlist Information ................................................................................................................. 2-12 Printing and Exporting Circuits .............................................................................................. 2-21 Creating User-defined Schematic Symbols ............................................................................ 2-22 Chapter 3 — Analog/Mixed-Mode Simulation ........................................... 3-1 Using the Analog Simulator .....................................................................................................3-2 Getting Started—Analog Circuit Examples ..............................................................................3-2 Simulation Tools .................................................................................................................... 3-12 Vcc and Ground ..................................................................................................................... 3-15 Test Points ............................................................................................................................. 3-15 Run-Time Test Points ............................................................................................................ 3-16 SPICE for Windows ............................................................................................................... 3-17 The Graphics Windows ......................................................................................................... 3-20 Analog Analyses ................................................................................................................... 3-24 Operating Point Analysis ............................................................................................... 3-25 DC Analysis ................................................................................................................... 3-25 AC Analysis ................................................................................................................... 3-26 Transient Analysis ......................................................................................................... 3-26 Multimeter .............................................................................................................................. 3-28 Multifunction Signal Generator .............................................................................................. 3-29 The Data Sequencer ............................................................................................................... 3-35 Initial Conditions ................................................................................................................... 3-35 SPICE’s Elementary Devices .................................................................................................. 3-36 Contents Chapter 4 — Digital Logic Simulation ......................................................... 4-1 Using the Digital Logic Simulator ............................................................................................4-2 Getting Started—Digital Circuit Examples ................................................................................4-2 Simulation Tools ......................................................................................................................4-3 Propagation Delays ..................................................................................................................4-6 The Pulser ................................................................................................................................4-7 Digital Waveforms ................................................................................................................. 4-10 Digital Options ....................................................................................................................... 4-11 Digital Tutorial ....................................................................................................................... 4-12 What is Digital Electronics? ........................................................................................... 4-13 Frequently Used Terms .................................................................................................. 4-14 Experiment 1 .................................................................................................................... 4-17 Experiment 2 .................................................................................................................... 4-19 Experiment 3 .................................................................................................................... 4-21 Experiment 4 .................................................................................................................... 4-23 Experiment 5 .................................................................................................................... 4-26 Experiment 6 .................................................................................................................... 4-29 Conclusion ...................................................................................................................... 4-32 Answers to Experiments ................................................................................................. 4-33 Chapter 5 — File Menu ............................................................................... 5-1 New ..........................................................................................................................................5-1 Open ........................................................................................................................................5-1 Close ........................................................................................................................................5-1 Revert.......................................................................................................................................5-1 Merge.......................................................................................................................................5-1 Save .........................................................................................................................................5-2 Save As ....................................................................................................................................5-2 Export Options .........................................................................................................................5-2 Export Circuit ...........................................................................................................................5-3 Export Waveforms ...................................................................................................................5-3 Print Setup ...............................................................................................................................5-3 Print Circuit ..............................................................................................................................5-4 Print Waveforms ......................................................................................................................5-4 Script Functions .......................................................................................................................5-4
Load more

Recommended publications
  • Op-Amp Comparators  Model of a Schmitt Trigger
    1 Electronic Instrumentation Experiment 6 -- Digital Switching Part A: Transistor Switches Part B: Comparators and Schmitt Triggers Part C: Digital Switching Part D: Switching a Relay Part A: Transistors Analog Circuits vs. Digital Circuits Bipolar Junction Transistors Transistor Characteristics Using Transistors as Switches 2 Analog Circuits vs. Digital Circuits An analog signal is an electric signal whose value varies continuously over time. A digital signal can take on only finite values as the input varies over time. 3 • A binary signal, the most common digital signal, is a signal that can take only one of two discrete values and is therefore characterized by transitions between two states. • In binary arithmetic, the two discrete values f1 and f0 are represented by the numbers 1 and 0, respectively. 4 • In binary voltage waveforms, these values are represented by two voltage levels. • In TTL convention, these values are nominally 5V and 0V, respectively. • Note that in a binary waveform, knowledge of the transition between one state and another is equivalent to knowledge of the state. Thus, digital logic circuits can operate by detecting transitions between voltage levels. The transitions are called edges and can be positive (f0 to f1) or negative (f1 to f0). 1 positive negative positive edge 0 edges edge 5 Bipolar Junction Transistors The bipolar junction transistor (BJT) is the salient invention that led to the electronic age, integrated circuits, and ultimately the entire digital world. The transistor is the principal active device in electrical circuits. When inputs are kept relatively small, the transistor serves as an amplifier. When the transistor is overdriven, it acts as a switch, a mode most useful in digital electronics.
    [Show full text]
  • Basic Operational Amplifier Circuits
    Basic Operational Amplifier Circuits Electronic Devices, 9th edition © 2012 Pearson Education. Upper Saddle River, NJ, 07458. Thomas L. Floyd All rights reserved. Comparators A comparator is a specialized nonlinear op-amp circuit that compares two input voltages and produces an output state that indicates which one is greater. Comparators are designed to be fast and frequently have other capabilities to optimize the comparison function. Comparator Differentiator An example of a – C Retriggerable one-shot comparator application is + R shown. The circuit detects Vin a power failure in order to take an action to save data. As long as the comparator senses Vin , the output will be a dc level. Electronic Devices, 9th edition © 2012 Pearson Education. Upper Saddle River, NJ, 07458. Thomas L. Floyd All rights reserved. Comparators Operational amplifiers are often used as comparators to compare the amplitude of one voltage with another. In this application, op-amps are used in the open-loop configuration. Due to high open-loop gain, an op-amp can detect very tiny differences at the input. The input voltage is applied to one terminal while a reference voltage on the other terminal. Comparators are much faster than op-amps. Op-amps can be used as comparators but comparators cannot be used as op-amps. Electronic Devices, 9th edition © 2012 Pearson Education. Upper Saddle River, NJ, 07458. Thomas L. Floyd All rights reserved. Zero-Level Detection Figure 1(a) shows an op-amp circuit to detect when a signal crosses zero. This is called a zero-level detector. Notice that inverting input is grounded to produce a zero level and the input signal is applied to the noninverting terminal.
    [Show full text]
  • HSPICE Tutorial
    UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE105 Lab Experiments HSPICE Tutorial Contents 1 Introduction 1 2 Windows vs. UNIX 1 2.1 Windows ......................................... ...... 1 2.1.1 ConnectingFromHome .. .. .. .. .. .. .. .. .. .. .. .. ....... 2 2.1.2 RunningHSPICE ................................. ..... 2 2.2 UNIX ............................................ ..... 3 2.2.1 Software...................................... ...... 3 2.2.2 RunningSSH.................................... ..... 4 2.2.3 RunningHSPICE ................................. ..... 4 3 Simulating Circuits in HSPICE and Awaves 5 3.1 HSPICENetlistSyntax ............................. .......... 5 3.2 Examples ........................................ ....... 6 3.2.1 Transient analysis of a simple RC circuit . ............... 6 3.2.2 Operatingpointanalysisforadiode . ............. 7 3.2.3 DCanalysisofadiode............................ ........ 8 3.2.4 ACanalysisofahigh-passfilter. ............ 9 3.2.5 Transferfunctionanalysis . ............ 10 3.2.6 Pole-zeroanalysis. .......... 10 3.2.7 The .measure command................................... 11 3.3 Includinganotherfile. .. .. .. .. .. .. .. .. .. .. .. .. ............ 12 4 Using Awaves 13 4.1 Interfacedescription . ............. 13 4.2 Deletingplots................................... .......... 13 4.3 Printingplots................................... .......... 13 4.4 Makingameasurement .............................. ......... 13 4.5 Zooming........................................
    [Show full text]
  • Analog Integrated Circuits
    Analog Integrated Circuits Jieh-Tsorng Wu 6 de febrero de 2003 1. Introduction Complete Small-Signal Model with Extrinsic Components 2. PN Junctions and Bipolar Junction Transis- tors Typical values of Extrinsic Components PN Junctions 3. MOS Transistors Small-Signal Junction Capacitance MOS Transistors Large-Signal Junction Capacitance Strong Inversion PN Junction in Forward Bias Channel Charge Transfer Characteristics PN Junction Avalanche Breakdown Simplified Channel Charge Transfer Charac- PN Junction Breakdown teristics Bipolar Junction Transistor (BJT) MOST I-V Characteristics Minority Carrier Current in the Base Region Threshold Voltage Gummel Number (G) Square-Law I-V Characteristics Base Transport Current Channel-Length Modulation Forward Current Gain MOST Small-Signal Model in Saturation Re- gion BJT DC Large-Signal Model in Forward- Active Region OST Small-Signal Model in Saturation Re- gion Dependence of BF on Operating Condition MOST Small-Signal Capacitances in Satura- Collector Voltage Effects tion Region Base Transport Model Channel Capacitance in Saturation Region Ebers-Moll Model Complete MOST Small-Signal Model in Sat- Leakage Current uration Region Common-Base Transistor Breakdown MOST Small-Signal Model in Triode Region Common-Emitter Transistor Breakdown MOST Small-Signal Model in Cutoff Region Small-Signal Model of Forward-Biased BJT Carrier Velocity Saturation Charge Storage Effects of Carrier Velocity Saturation 1 Hot Carriers 5. Single-Transistor Gain Stages Short-Channel Effects Unilateral Two-Port Network Subthreshold
    [Show full text]
  • Nanoelectronic Mixed-Signal System Design
    Nanoelectronic Mixed-Signal System Design Saraju P. Mohanty Saraju P. Mohanty University of North Texas, Denton. e-mail: [email protected] 1 Contents Nanoelectronic Mixed-Signal System Design ............................................... 1 Saraju P. Mohanty 1 Opportunities and Challenges of Nanoscale Technology and Systems ........................ 1 1 Introduction ..................................................................... 1 2 Mixed-Signal Circuits and Systems . .............................................. 3 2.1 Different Processors: Electrical to Mechanical ................................ 3 2.2 Analog Versus Digital Processors . .......................................... 4 2.3 Analog, Digital, Mixed-Signal Circuits and Systems . ........................ 4 2.4 Two Types of Mixed-Signal Systems . ..................................... 4 3 Nanoscale CMOS Circuit Technology . .............................................. 6 3.1 Developmental Trend . ................................................... 6 3.2 Nanoscale CMOS Alternative Device Options ................................ 6 3.3 Advantage and Disadvantages of Technology Scaling . ........................ 9 3.4 Challenges in Nanoscale Design . .......................................... 9 4 Power Consumption and Leakage Dissipation Issues in AMS-SoCs . ................... 10 4.1 Power Consumption in Various Components in AMS-SoCs . ................... 10 4.2 Power and Leakage Trend in Nanoscale Technology . ........................ 10 4.3 The Impact of Power Consumption
    [Show full text]
  • Writing Simple Spice Netlists
    By Joshua Cantrell Page <1> [email protected] Writing Simple Spice Netlists Introduction Spice is used extensively in education and research to simulate analog circuits. This powerful tool can help you avoid assembling circuits which have very little hope of operating in practice through prior computer simulation. The circuits are described using a simple circuit description language which is composed of components with terminals attached to particular nodes. These groups of components attached to nodes are called netlists. Parts of a Spice Netlist A Spice netlist is usually organized into different parts. The very first line is ignored by the Spice simulator and becomes the title of the simulation.1 The rest of the lines can be somewhat scattered assuming the correct conventions are used. For commands, each line must start with a ‘.’ (period). For components, each line must start with a letter which represents the component type (eg., ‘M’ for MOSFET). When a command or component description is continued on multiple lines, a ‘+’ (plus) begins each following line so that Spice knows it belongs to whatever is on the previous line. Any line to be ignored is either left blank, or starts with a ‘*’ (asterik). A simple Spice netlist is shown below: Spice Simulation 1-1 *** MODEL Descriptions *** .model nm NMOS level=2 VT0=0.7 KP=80e-6 LAMBDA=0.01 vdd *** NETLIST Description *** R1 M1 M1 vdd ng 0 0 nm W=3u L=3u in 3µ/3µ + R1 in ng 50 ng 5V - Vdd Vdd vdd 0 5 50Ω Vin in 0 2.5 Vin + *** SIMULATION Commands *** - 2.5V 0 .op .end Figure 1: Schematic of Spice Simulation 1-1 Netlist The first line is the title of the simulation.
    [Show full text]
  • SPICE Netlist Generation for Electrical Parasitic Modeling of Multi-Chip Power Module Designs Peter Tucker University of Arkansas, Fayetteville
    University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Electrical Engineering Theses 5-2013 SPICE netlist generation for electrical parasitic modeling of multi-chip power module designs Peter Tucker University of Arkansas, Fayetteville Follow this and additional works at: http://scholarworks.uark.edu/eleguht Part of the Electrical and Electronics Commons, and the Electronic Devices and Semiconductor Manufacturing Commons Recommended Citation Tucker, Peter, "SPICE netlist generation for electrical parasitic modeling of multi-chip power module designs" (2013). Electrical Engineering Undergraduate Honors Theses. 4. http://scholarworks.uark.edu/eleguht/4 This Thesis is brought to you for free and open access by the Electrical Engineering at ScholarWorks@UARK. It has been accepted for inclusion in Electrical Engineering Undergraduate Honors Theses by an authorized administrator of ScholarWorks@UARK. For more information, please contact [email protected], [email protected]. SPICE NETLIST GENERATION FOR ELECTRICAL PARASITIC MODELING OF MULTI-CHIP POWER MODULE DESIGNS SPICE NETLIST GENERATION FOR ELECTRICAL PARASITIC MODELING OF MULTI-CHIP POWER MODULE DESIGNS An Undergraduate Honors College Thesis in the Department of Electrical Engineering College of Engineering University of Arkansas Fayetteville, AR by Peter Nathaniel Tucker April 2013 ABSTRACT Multi-Chip Power Module (MCPM) designs are widely used in the area of power electronics to control multiple power semiconductor devices in a single package. The work described in this thesis is part of a larger ongoing project aimed at designing and implementing a computer aided drafting tool to assist in analysis and optimization of MCPM designs. This thesis work adds to the software tool the ability to export an electrical parasitic model of a power module layout into a SPICE format that can be run through an external SPICE circuit simulator.
    [Show full text]
  • Simulatorreference.Pdf
    SIMetrix SPICE and Mixed Mode Simulation Simulator Reference Manual Copyright ©1992-2006 Catena Software Ltd. Trademarks PSpice is a trademark of Cadence Design Systems Inc. Star-Hspice is a trademark of Synopsis Inc. Contact Catena Software Ltd., Terence House, 24 London Road, Thatcham, RG18 4LQ, United Kingdom Tel.: +44 1635 866395 Fax: +44 1635 868322 Email: [email protected] Internet http://www.catena.uk.com Copyright © Catena Software Ltd 1992-2006 SIMetrix 5.2 Simulator Reference Manual 1/1/06 Catena Software Ltd. is a member of the Catena group of companies. See http://www.catena.nl Table of Contents Table of Contents Chapter 1 Introduction The SIMetrix Simulator - What is it? ................................10 A Short History of SPICE.................................................10 Chapter 2 Running the Simulator Using the Simulator with the SIMetrix Schematic Editor..12 Adding Extra Netlist Lines ........................................12 Displaying Net and Pin Names.................................12 Editing Device Parameters.......................................13 Editing Literal Values - Using shift-F7 ......................13 Running in non-GUI Mode...............................................14 Overview...................................................................14 Syntax.......................................................................14 Aborting ....................................................................15 Reading Data............................................................16 Configuration
    [Show full text]
  • Standard Cell Library Design and Optimization with CDM for Deeply Scaled Finfet Devices
    Standard Cell Library Design and Optimization with CDM for Deeply Scaled FinFET Devices. by Ashish Joshi, B.E A Thesis In Electrical Engineering Submitted to the Graduate Faculty of Texas Tech University in Partial Fulfillment of the Requirements for the Degree of MASTER OF SCIENCES IN ELECTRICAL ENGINEERING Approved Dr. Tooraj Nikoubin Chair of Committee Dr. Brian Nutter Dr. Stephen Bayne Mark Sheridan Dean of the Graduate School May, 2016 © Ashish Joshi, 2016 Texas Tech University, Ashish Joshi, May 2016 ACKNOWLEDGEMENTS I would like to sincerely thank my supervisor Dr. Nikoubin for providing me the opportunity to pursue my thesis under his guidance. He has been a commendable support and guidance throughout the journey and his thoughtful ideas for problems faced really been the tremendous help. His immense knowledge in VLSI designs constitute the rich source that I have been sampling since the beginning of my research. I am especially indebted to my thesis committee members Dr. Bayne and Dr. Nutter. They have been very gracious and generous with their time, ideas and support. I appreciate Dr. Nutter’s insights in discussing my ideas and depth to which he forces me to think. I would like to thank Texas Instruments and my colleagues Mayank Garg, Jun, Alex, Amber, William, Wenxiao, Shyam, Toshio, Suchi at Texas Instruments for providing me the opportunity to do summer internship with them. I continue to be inspired by their hard work and innovative thinking. I learnt a lot during that tenure and it helped me identifying my field of interest. Internship not only helped me with the technical aspects but also build the confidence to accept the challenges and come up with the innovative solutions.
    [Show full text]
  • SPICE Netlist Generation for Electrical Parasitic Modeling of Multi-Chip Power Module Designs Peter Tucker University of Arkansas, Fayetteville
    University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Electrical Engineering Theses 5-2013 SPICE netlist generation for electrical parasitic modeling of multi-chip power module designs Peter Tucker University of Arkansas, Fayetteville Follow this and additional works at: http://scholarworks.uark.edu/eleguht Recommended Citation Tucker, Peter, "SPICE netlist generation for electrical parasitic modeling of multi-chip power module designs" (2013). Electrical Engineering Undergraduate Honors Theses. 4. http://scholarworks.uark.edu/eleguht/4 This Thesis is brought to you for free and open access by the Electrical Engineering at ScholarWorks@UARK. It has been accepted for inclusion in Electrical Engineering Undergraduate Honors Theses by an authorized administrator of ScholarWorks@UARK. For more information, please contact [email protected]. SPICE NETLIST GENERATION FOR ELECTRICAL PARASITIC MODELING OF MULTI-CHIP POWER MODULE DESIGNS SPICE NETLIST GENERATION FOR ELECTRICAL PARASITIC MODELING OF MULTI-CHIP POWER MODULE DESIGNS An Undergraduate Honors College Thesis in the Department of Electrical Engineering College of Engineering University of Arkansas Fayetteville, AR by Peter Nathaniel Tucker April 2013 ABSTRACT Multi-Chip Power Module (MCPM) designs are widely used in the area of power electronics to control multiple power semiconductor devices in a single package. The work described in this thesis is part of a larger ongoing project aimed at designing and implementing a computer aided drafting tool to assist in analysis and optimization of MCPM designs. This thesis work adds to the software tool the ability to export an electrical parasitic model of a power module layout into a SPICE format that can be run through an external SPICE circuit simulator.
    [Show full text]
  • Computer Aided Design of Electronic Devices
    TOMSK POLYTECHNIC UNIVERSITY O.A. Kozhemyak, D.N. Ogorodnikov COMPUTER AIDED DESIGN OF ELECTRONIC DEVICES It is recommended for publishing as a study aid by the Editorial Board of Tomsk Polytechnic University Tomsk Polytechnic University Publishing House 2014 1 UDC 621.38(075.8) BBC 31.2 K58 Kozhemyak O.A. K58 Computer aided design of electronic devices: study aid / O.A. Kozhemyak, D.N. Ogorodnikov; Tomsk Polytechnic University. – Tomsk: TPU Publishing House, 2014. – 130 p. This textbook focuses on the basic notions, history, types, technology and applications of computer-aided design. Methods of electronic devices simulation, automated design of power electronic devices and components, constructive- technological design are considered and discussed. Some features of the popular electronics CADs are also shown. There are a lot of practical examples using CADs of electronics. The textbook is designed at the Department of Industrial and Medical Electronics of TPU. It is intended for students majoring in the specialty „Electronics and Nanoelectronics‟. UDC 621.38(075.8) BBC 31.2 Reviewer Cand.Sc, Head of Laboratory, Tomsk State University of Control Systems and Radioelectronics Aleksandr V. Osipov © STE HPT TPU, 2014 © Kozhemyak O.A., Ogorodnikov D.N., 2014 © Design. Tomsk Polytechnic University Publishing House, 2014 2 Introduction. CAD around Us ........................................................................... 5 What is CAD? ................................................................................................ 5 Overview
    [Show full text]
  • A Short SPICE Tutorial
    A Short SPICE Tutorial Kenneth H. Carpenter Department of Electrical and Computer Engineering Kanas State University September 15, 2003 - November 10, 2004 1 Introduction SPICE is an acronym for “Simulation Program with Integrated Circuit Em- phasis.” There are many versions of this program, but all are based on the work done at the University of California at Berkeley[1], which resulted in two major, final versions: SPICE2G6 and SPICE3F4. Others have enhanced and extended (and fixed bugs) in these to produce new versions. Some of these are commercial; some are free software. In the following tutorial, the “lowest common denominator” of all the SPICE versions is described. That is, the SPICE input files will work with all the versions (known to the au- thor). (Comments on how to extend the input files to take advantage of special features of special versions will be given in a few places.) SPICE uses a modified nodal analysis method[2] to solve electrical cir- cuits. To communicate the topology of the circuit and the circuit values to SPICE one requires an input file containing a netlist. To communicate the analyses one requires from the program one places control lines in the input file. To obtain output from the analyses one places output control lines in the input file. The details of constructing this input file follow. 2 SPICE input file syntax All SPICE circuit simulators require an input file. This input file is an ASCII text file. The input file is line oriented. 1 2.1 Lines in a SPICE input file • The first line of the file is a title to be placed on the output.
    [Show full text]