DOCSLIB.ORG

THE GREAT MINIATURIZATION: SYSTEMS and PACKAGING Technology Enabling Systems in Your Pocket and Beyond

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
THE GREAT MINIATURIZATION: SYSTEMS and PACKAGING Technology Enabling Systems in Your Pocket and Beyond THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING Technology Enabling Systems in your Pocket and Beyond PARTICIPATING COMPANIES: • ADVANCED BIONICS • JAWBONE • ALTERA CORPORATION • KYOCERA CORPORATION • AMKOR TECHNOLOGY • MULTEK CORPORATION • ANALOG DEVICES, INC. • SARCINA TECHNOLOGY LLC • ASE (US) INC. • SILICIUM ENERGY • ASE TAIWAN • SILICON CATALYST • CACTUS SEMICONDUCTOR INC. • STANFORD UNIVERSITY • CADENCE DESIGN SYSTEMS, INC. • TECHSEARCH INTERNATIONAL, INC. • GEORGIA INSTITUTE OF TECHNOLOGY • XILINX INC. • GLOBALFOUNDRIES INC. NOVEMBER 10 &11, 2015 BILTMORE HOTEL, SANTA CLARA, CA Diamond Sponsor Gold Sponsor Gold Sponsor Gold Sponsor Reception Sponsor Association Sponsor Media Sponsors 2015 MEPTEC/SEMI SYMPOSIUM - THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING CONTENTS AGENDA SPONSOR AND EXHIBITOR DIRECTORIES PARTICIPANT BIOGRAPHIES DAY ONE – NOVEMBER 10TH SESSION ONE THE GENIUS OF CARS – AND WHY SEMICONDUCTORS MATTER Session Chair: Joel Camarda, SemiOps SESSION TWO HIGH SPEED COMPONENTS AND PACKAGING Session Chair: Li Li, Cisco Systems, Inc. KEYNOTE ENABLING A CONNECTED WORLD IN THE AGE OF INTELLIGENCE Joan Vrtis, Ph.D., Multek Corporation SESSION THREE MEDICAL AND WEARABLES FOR HUMAN HEALTH: CONNECTING THE DOTS FROM SILICON THROUGH PACKAGING Session Chair: Sesh Ramaswami, Applied Materials SESSION FOUR POWER MANAGEMENT AND ENERGY HARVESTING: OPPOSITE SIDES OF THE SAME Session Chair: Paul Werbaneth, Invetac DAY TWO – NOVEMBER 11TH SESSION FIVE MULTI DIE INTEGRATION Session Chair: Ivor Barber, Xilinx Inc. SESSION SIX ON THE ROAD TO SIP AND MODULES Session Chair: Eelco Bergman, ASE KEYNOTE ENABLING THE NEXT GENERATION OF SEMICONDUCTOR STARTUPS Tarun Verma, Ph.D., Silicon Catalyst SESSION SEVEN IC-PACKAGE-SYSTEM CO-DEVELOPMENT IN THE NEW SIP-ERA Session Chair: Jenny Jiang, Altera Corporation SESSION EIGHT WRAP-UP PANEL DISCUSSION – THE GREAT CONSOLIDATION Session Chair: Paul Werbaneth, Invetac TUESDAY, NOVEMBER 10 & WEDNESDAY, NOVEMBER 11, 2015 • SANTA CLARA, CALIFORNIA 2015 MEPTEC/SEMI SYMPOSIUM - THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING Technology Enabling Systems in your Pocket and Beyond DAY ONE - NOVEMBER 10TH MORNING AGENDA 7:30 am Registration Opens 8:45 am – 9:00 am Welcome and Introduction SESSION ONE THE GENIUS OF CARS – AND WHY SEMICONDUCTORS MATTER 9:00 am - 9:30 am System Scaling, A New Fundamental Electronics Frontier Technology Professor Rao Tummala, Georgia Institute of Technology 9:30 am - 10:00 am Packaging ICs to Survive The Automotive Environment Prasad Dhond, Amkor Technology 10:00 am - 10:30 am Title TBA Presenter TBA 10:30 am - 11:00 am Morning Break and Exhibits SESSION TWO HIGH SPEED COMPONENTS AND PACKAGING 11:00 am - 11:30 am High Speed ASIC Packaging Trend: Integration, SKU, and 25G Larry Zu, Ph.D., Sarcina Technology 11:30 am - 12:00 pm Narrowing the Gap Between Packaging and System Ou Li, ASE Group 12:00 pm - 12:30 pm Package Technology and Design Enablement to 56Gbps Transceivers Hong Shi, Ph.D., Xilinx Inc. 12:30 pm - 1:30 pm Lunch and Exhibits TUESDAY, NOVEMBER 10 & WEDNESDAY, NOVEMBER 11, 2015 • SANTA CLARA, CALIFORNIA 2015 MEPTEC/SEMI SYMPOSIUM - THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING Technology Enabling Systems in your Pocket and Beyond DAY ONE - NOVEMBER 10TH AFTERNOON AGENDA 1:30 pm - 2:00 pm KEYNOTE Enabling a Connected World in the Age of Intelligence Joan Vrtis, Ph.D., Multek Corporation SESSION THREE MEDICAL AND WEARABLES FOR HUMAN HEALTH: CONNECTING THE DOTS FROM SILICON THROUGH PACKAGING 2:00 pm - 2:30 pm Miniaturization of Cochlear Implants Kurt Koester, Advanced Bionics Medical 2:30 pm - 3:00 pm Integrated Circuit Design for Miniature Implantable Medical Devices Andy Kelly, Cactus Semiconductor 3:00 pm - 3:30 pm Afternoon Break and Exhibits SESSION FOUR POWER MANAGEMENT AND ENERGY HARVESTING: OPPOSITE SIDES OF THE SAME COIN BATTERY? 3:30 pm – 4:00 pm Gallium Nitride: A New Multifunctional Sensing Platform Debbie Senesky, Ph.D., Stanford University 4:00 pm – 4:30 pm 22FDX Technology Enables Energy Harvesting Solutions Jamie Schaeffer, Ph.D., GLOBALFOUNDRIES Inc. 4:30 pm – 5:00 pm Energy Harvesting Technology Based on Next-generation Thermoelectric Devices Douglas Tham, Ph.D., Silicium Energy 5:00 pm – 6:30 pm Reception and Exhibits TUESDAY, NOVEMBER 10 & WEDNESDAY, NOVEMBER 11, 2015 • SANTA CLARA, CALIFORNIA 2015 MEPTEC/SEMI SYMPOSIUM - THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING Technology Enabling Systems in your Pocket and Beyond DAY TWO - NOVEMBER 11TH MORNING AGENDA 7:15 am Registration Opens 8:15 am – 8:30 am Welcome and Introduction SESSION FIVE MULTI DIE INTEGRATION 8:30 am – 9:00 am Cost Effective Multi Die Integration Solutions for IoT Trevor Yancey, TechSearch International, Inc. 9:00 am – 9:30 am Silicon Interposers for Multi Die Integration Ivor Barber, Xilinx Inc. 9:30 am – 10:00 am Challenges in the Development of Cost Effective Multi Die Integration Solutions Vincent Liao, ASE 10:00 am – 10:30 am Morning Break SESSION SIX ON THE ROAD TO SIP AND MODULES 10:30 am – 11:00 am SiP and Heterogeneous Integration: An IC Manufacturer’s Perspective Mike DeLaus, Analog Devices, Inc. 11:00 am – 11:30 am Co-Design for High Density SiP Module: OSAT Point of Vie Harrison Chang, Ph.D. , ASE Taiwan 11:30 am – 12:00 pm SiP from a Systems Perspective Ilyas Mohammed, Ph.D., Jawbone 12:00 pm - 1:00 pm Lunch TUESDAY, NOVEMBER 10 & WEDNESDAY, NOVEMBER 11, 2015 • SANTA CLARA, CALIFORNIA 2015 MEPTEC/SEMI SYMPOSIUM - THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING Technology Enabling Systems in your Pocket and Beyond DAY TWO - NOVEMBER 11TH AFTERNOON AGENDA 1:00 pm – 1:30 pm KEYNOTE Enabling the Next Generation of Semiconductor Startups Tarun Verma, Ph.D., Silicon Catalyst SESSION SEVEN IC-PACKAGE-SYSTEM CO-DEVELOPMENT IN THE NEW SIP-ERA 1:30 pm – 2:00 pm Product Co-Development in the New SiP Era Hui Lui, Altera Corporation 2:00 pm – 2:30 pm Chip-Package-Board Pathway Design Flows Tom Whipple, Cadence Design Systems, Inc. 2:30 pm – 3:00 pm Advanced Organic Package Technologies Including Interposer and Embedded Package Tomoyuki Yamada, Kyocera Corporation 3:00 pm – 3:30 pm Afternoon Break SESSION EIGHT WRAP-UP PANEL DISCUSSION – THE GREAT CONSOLIDATION 3:30 pm – 4:30 pm Panel Moderator: Paul Werbaneth, Intevac, Inc. TUESDAY, NOVEMBER 10 & WEDNESDAY, NOVEMBER 11, 2015 • SANTA CLARA, CALIFORNIA 2015 MEPTEC/SEMI SYMPOSIUM - THE GREAT MINIATURIZATION: SYSTEMS AND PACKAGING A SPECIAL THANKS TO OUR EVENT SPONSORS DIAMOND SPONSOR GOLD SPONSOR GOLD SPONSOR Kulicke & Soffa Amkor Technology www.kns.com www.amkor.com Kulicke & Soffa is a global leader in the design and manufacture of semiconductor, LED and elec- Amkor Technology, Inc. is one of the world’s larg- tronic assembly equipment. As a pioneer in this ASE Group est providers of advanced semiconductor assem- industry, K&S has provided customers with mar- bly and test services. Founded in 1968, Amkor www.aseglobal.com ket leading packaging solutions for decades. K&S has become a strategic manufacturing partner Alongside a broad portfolio of established comprehensive solutions include ball bonding, for many of the world’s leading semiconductor technologies, ASE is also delivering innovative wedge bonding, wafer level bonding, thermo- companies and electronics OEMs, providing a advanced packaging and System-in-Package compression bonding, flip chip, FOWLP, WLP, SIP, broad array of advanced package design, assem- solutions to meet growth momentum across a PoP and Embedded Die. K&S has also increase bly and test solutions. Amkor’s operational base broad range of end markets. For more about our its participation in the automotive and industrial encompasses more than 5 million square feet of advances in Cu Wire, SiP, WLP, Fan Out, Flip Chip, markets via Advanced SMT. Combined with its manufacturing facilities, product development MEMS & Sensors, and, 2.5D, 3D & TSV technolo- extensive expertise in process technology, K&S is centers, and sales & support offices in Asia, Europe gies, all ultimately geared towards applications well positioned to help customers meet the chal- and the United States. Amkor offers a suite of to improve lifestyle and efficiency, please visit our lenges of assembling the next-generation semi- services, including electroplated wafer bumping, website. conductor, LED devices and electronic devices. probe, assembly and final test. Amkor is a leader in advanced copper pillar bump and packaging technologies which enables next generation flip chip interconnect. GOLD SPONSOR RECEPTION SPONSOR ASSOCIATION SPONSOR Global Semiconductor Alliance SMART Microsystems www.gsaglobal.org www.smartmicrosystems.com The Global Semiconductor Alliance (GSA) is the SMART Microsystems creates turn-key solutions Advanced Component Labs voice of the global semiconductor industry with for microelectronic package assembly challenges www.aclusa.com nearly 400 member companies throughout 32 to move your MEMS sensor technology from Advanced Component Labs, Inc. is the USA’s countries and representing over 75% of the indus- development to production. With an engineering try revenues. GSA provides a neutral environ- team experienced in manufacturing and state-of- leading fabricator of “Time Critical” High Density Interconnects. With a sharp focus directed ment for semiconductor executives to meet and the-art facilities, SMART Microsystems
Load more

Recommended publications
  • Imperial College London Department of Physics Graphene Field Effect
    Imperial College London Department of Physics Graphene Field Effect Transistors arXiv:2010.10382v2 [cond-mat.mes-hall] 20 Jul 2021 By Mohamed Warda and Khodr Badih 20 July 2021 Abstract The past decade has seen rapid growth in the research area of graphene and its application to novel electronics. With Moore's law beginning to plateau, the need for post-silicon technology in industry is becoming more apparent. Moreover, exist- ing technologies are insufficient for implementing terahertz detectors and receivers, which are required for a number of applications including medical imaging and secu- rity scanning. Graphene is considered to be a key potential candidate for replacing silicon in existing CMOS technology as well as realizing field effect transistors for terahertz detection, due to its remarkable electronic properties, with observed elec- tronic mobilities reaching up to 2 × 105 cm2 V−1 s−1 in suspended graphene sam- ples. This report reviews the physics and electronic properties of graphene in the context of graphene transistor implementations. Common techniques used to syn- thesize graphene, such as mechanical exfoliation, chemical vapor deposition, and epitaxial growth are reviewed and compared. One of the challenges associated with realizing graphene transistors is that graphene is semimetallic, with a zero bandgap, which is troublesome in the context of digital electronics applications. Thus, the report also reviews different ways of opening a bandgap in graphene by using bi- layer graphene and graphene nanoribbons. The basic operation of a conventional field effect transistor is explained and key figures of merit used in the literature are extracted. Finally, a review of some examples of state-of-the-art graphene field effect transistors is presented, with particular focus on monolayer graphene, bilayer graphene, and graphene nanoribbons.
    [Show full text]
  • The Evolving Role of Semiconductor Consortia in the United States and Japan
    Portland State University PDXScholar Business Faculty Publications and Presentations The School of Business Fall 1998 The Evolving Role of Semiconductor Consortia in the United States and Japan Rose Marie Ham University of California - Berkeley Greg Linden University of California - Berkeley Melissa M. Appleyard Portland State University, [email protected] Follow this and additional works at: https://pdxscholar.library.pdx.edu/busadmin_fac Part of the Business Administration, Management, and Operations Commons Let us know how access to this document benefits ou.y Citation Details Ham, R., Linden, G., & Appleyard, M. M. (1998). The Evolving Role of Semiconductor Consortia in the United States and Japan. California Management Review, 41(1), 137-163. This Article is brought to you for free and open access. It has been accepted for inclusion in Business Faculty Publications and Presentations by an authorized administrator of PDXScholar. Please contact us if we can make this document more accessible: [email protected]. The Evolving Role of Semiconductor Consortia in the United States and Japan Rose Marie Ham Greg Linden Melissa M. Appleyard ince the late 1970s, governments throughout the industrialized economics have proclaimed the benefits of research consortia. In the United States, tor example, ihe 1984 National Cooperative Research SAct (NCRA) relaxed U.S. antitrust laws to encourage the formation of research consortia hy firms in the same industry; by the end of 1995, over 575 consortia had heen registered under the NCRA in a variety of
    [Show full text]
  • ECTC 2021 Conference Program
    WELCOME TO THE 71st ECTC FROM THE GENERAL CHAIR AND PROGRAM CHAIR On behalf of the Program Committee and Executive ECTC will also feature a record twelve special sessions with Committee, it is our pleasure to welcome you to the 71st invited industry experts covering several important and Electronic Components and Technology Conference (ECTC), emerging topic areas. Rozalia Beica and Ed Sperling will chair which will be held virtually on a digital platform from June 1 a special session covering “Market Trends and Geopolitical until July 4, 2021. This premier international conference brings and Economic Outlook” addressing market trends in the together key stakeholders of the global microelectronics semiconductor industry, emerging applications, economic and packaging industry, such as semiconductor companies, foundry geopolitical uncertainties, and impact on the global supply chain and OSAT service providers, equipment manufacturers, in microelectronics packaging. The ECTC Panel Session will be materials suppliers, research institutions and universities all chaired by IEEE EPS President Christopher Bailey and IEEE EPS under one roof. Vice President of Conferences Sam Karikalan. This panel session The virtual platform will allow for recorded presentations of all will hear from several leading companies who will discuss their technical session talks to be available on-demand throughout future vision for advanced electronics packaging. the conference. During the last two weeks of the conference, We are continuing our tradition and bringing back the a live teleconferencing meeting for each session will be held networking events focused on young professionals and diversity. by the session chairs; all the presenters of the session will be Yan Liu and Adeel Bajwa will chair the Young Professionals available live to field questions from the attendees.
    [Show full text]
  • Advanced Semiconductor Engineering, Inc
    Advanced Semiconductor Engineering, Inc. FOR IMMEDIATE RELEASE Contact: ASE, Inc. Joseph Tung, CFO / Vice President Freddie Liu, Assistant Vice President Room 1901, No. 333, Section 1 Keelung Road, Taipei, Taiwan, 110 [email protected] Tel: + 886-2-8780-5489 http://www.aseglobal.com Fax: + 886-2-2757-6121 ADVANCED SEMICONDUCTOR ENGINEERING, INC. REPORTS YEAR 2002 FIRST-QUARTER FINANCIAL RESULTS Taipei, Taiwan, R.O.C., April 24, 2002 – Advanced Semiconductor Engineering, Inc. (TAIEX: 2311, NYSE: ASX), (“ASE”, or the “Company”), one of the world’s largest independent providers of semiconductor packaging and testing services, today reported quarterly sales of NT$10,044 million, down 2% sequentially and down 11% versus a year ago period. Net loss amounted to NT$230 million in the first quarter ended March 31, 2002. Fully diluted loss per share for the quarter was NT$0.07, or US$0.01 per ADS. “We believed that we are off to a good start in the first quarter of this year as our revenues exceeded the normal seasonal pattern.” commented Mr. Jason Chang, Chairman of ASE Group. “We have seen demand for our advanced assembly and test capacity continued to grow in a very healthy momentum, and the strength came from across all end markets in a wide customer base. The product generation change and introduction of new devices by our customers shall be the major driving forces for our business in the first half of this year. The utilization rate of our advanced assembly and test capacity shall remain at a high level this quarter as output of finer geometry wafers continues to rise.
    [Show full text]
  • Timeline of the Semiconductor Industry in South Portland
    Timeline of the Semiconductor Industry in South Portland Note: Thank you to Kathy DiPhilippo, Executive Director/Curator of the South Portland Historical Society and Judith Borelli, Governmental Relations of Texas Inc. for providing some of the information for this timeline below. Fairchild Semiconductor 1962 Fairchild Semiconductor (a subsidiary of Fairchild Camera and Instrument Corp.) opened in the former Boland's auto building (present day Back in Motion) at 185 Ocean Street in June of 1962. They were there only temporarily, as the Western Avenue building was still being constructed. 1963 Fairchild Semiconductor moves to Western Avenue in February 1963. 1979 Fairchild Camera and Instrument Corp. is acquired/merged with Schlumberger, Ltd. (New York) for $363 million. 1987 Schlumberger, Ltd. sells its Fairchild Semiconductor Corp. subsidiary to National Semiconductor Corp. for $122 million. 1997 National Semiconductor sells the majority ownership interest in Fairchild Semiconductor to an investment group (made up of Fairchild managers, including Kirk Pond, and Citcorp Venture Capital Ltd.) for $550 million. Added Corporate Campus on Running Hill Road. 1999 In an initial public offering in August 1999, Fairchild Semiconductor International, Inc. becomes a publicly traded corporation on the New York Stock Exchange. 2016 Fairchild Semiconductor International, Inc. is acquired by ON Semiconductor for $2.4 billion. National Semiconductor 1987 National Semiconductor acquires Fairchild Semiconductor Corp. from Schlumberger, Ltd. for $122 million. 1995 National Semiconductor breaks ground on new 200mm factory in December 1995. 1996 National Semiconductor announces plans for a $600 million expansion of its facilities in South Portland; construction of a new wafer fabrication plant begins. 1997 Plant construction for 200mm factory completed and production starts.
    [Show full text]
  • The Economic Impact of Moore's Law: Evidence from When It Faltered
    The Economic Impact of Moore’s Law: Evidence from when it faltered Neil Thompson Sloan School of Management, MIT1 Abstract “Computing performance doubles every couple of years” is the popular re- phrasing of Moore’s Law, which describes the 500,000-fold increase in the number of transistors on modern computer chips. But what impact has this 50- year expansion of the technological frontier of computing had on the productivity of firms? This paper focuses on the surprise change in chip design in the mid-2000s, when Moore’s Law faltered. No longer could it provide ever-faster processors, but instead it provided multicore ones with stagnant speeds. Using the asymmetric impacts from the changeover to multicore, this paper shows that firms that were ill-suited to this change because of their software usage were much less advantaged by later improvements from Moore’s Law. Each standard deviation in this mismatch between firm software and multicore chips cost them 0.5-0.7pp in yearly total factor productivity growth. These losses are permanent, and without adaptation would reflect a lower long-term growth rate for these firms. These findings may help explain larger observed declines in the productivity growth of users of information technology. 1 I would like to thank my PhD advisors David Mowery, Lee Fleming, Brian Wright and Bronwyn Hall for excellent support and advice over the years. Thanks also to Philip Stark for his statistical guidance. This work would not have been possible without the help of computer scientists Horst Simon (Lawrence Berkeley National Lab) and Jim Demmel, Kurt Keutzer, and Dave Patterson in the Berkeley Parallel Computing Lab, I gratefully acknowledge their overall guidance, their help with the Berkeley Software Parallelism Survey and their hospitality in letting me be part of their lab.
    [Show full text]
  • Advanced Semiconductor Engineering, Inc. 2003 Annual Report
    Stock Code: 2311 NYSE: ASX Advanced Semiconductor Engineering, Inc. 2003 Annual Report March 26, 2004 This report is available on the following websites： 1. Market Observation Post System：http://mops.tse.com.tw/ 2. ASE website：http://www.aseglobal.com Summary Translation Spokesperson: Richard H. P. Chang Title: Vice Chairman and President Acting Spokespersons: Joseph Tung Title: Chief Financial Officer Freddie Liu Title: Director, Financial Division Tel: 886-2-87805489 E-mail: [email protected] Head Office Taipei Office Address: 26 Chin 3rd Rd., N.E.P.Z., Nantz, Room 1901, F19, 333 Keelung Road, Kaohsiung, Taiwan Section 1, Taipei, Taiwan Tel: 886-7-3617131~8 886-2-87805489 Fax: 886-7-3613094、 3614546 886-2-27576121 Website: http://www.aseglobal.com Plant Facilities: (Tel：886-7-3617131) Plant 1: 26 Chin 3rd Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 2: F7 ~ 10, 66 Chin 6th Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 3: F2, 47 Kai Fa Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 4: F3, 47 Kai Fa Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 5: F4 ~ 6, 66 Chin 6th Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 6: F1 & F4, 47 Kai Fa Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 7: F2 ~ 3, 66 Chin 6th Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 8: 25 Kai Fa Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 9: F8, 109 Nei Huan N. Rd., N.E.P.Z., Nantz, Kaohsiung, Taiwan Plant 10: F10, 109 Nei Huan N.
    [Show full text]
  • Nanoelectronics
    Highlights from the Nanoelectronics for 2020 and Beyond (Nanoelectronics) NSI April 2017 The semiconductor industry will continue to be a significant driver in the modern global economy as society becomes increasingly dependent on mobile devices, the Internet of Things (IoT) emerges, massive quantities of data generated need to be stored and analyzed, and high-performance computing develops to support vital national interests in science, medicine, engineering, technology, and industry. These applications will be enabled, in part, with ever-increasing miniaturization of semiconductor-based information processing and memory devices. Continuing to shrink device dimensions is important in order to further improve chip and system performance and reduce manufacturing cost per bit. As the physical length scales of devices approach atomic dimensions, continued miniaturization is limited by the fundamental physics of current approaches. Innovation in nanoelectronics will carry complementary metal-oxide semiconductor (CMOS) technology to its physical limits and provide new methods and architectures to store and manipulate information into the future. The Nanoelectronics Nanotechnology Signature Initiative (NSI) was launched in July 2010 to accelerate the discovery and use of novel nanoscale fabrication processes and innovative concepts to produce revolutionary materials, devices, systems, and architectures to advance the field of nanoelectronics. The Nanoelectronics NSI white paper1 describes five thrust areas that focus the efforts of the six participating agencies2 on cooperative, interdependent R&D: 1. Exploring new or alternative state variables for computing. 2. Merging nanophotonics with nanoelectronics. 3. Exploring carbon-based nanoelectronics. 4. Exploiting nanoscale processes and phenomena for quantum information science. 5. Expanding the national nanoelectronics research and manufacturing infrastructure network.
    [Show full text]
  • Cad Veteran Richard Smith Joins Micro Magic, Inc. As Senior Technical Advisor
    CAD Veteran Richard Smith Joins Micro Magic, Inc. Press Release CAD VETERAN RICHARD SMITH JOINS MICRO MAGIC, INC. AS SENIOR TECHNICAL ADVISOR “Dick brings a tremendous Sunnyvale, California -- June 7, 1999 -- Micro Magic, Inc. wealth of technical and (MMI) today announced the appointment of Dr. Richard business experience in C. Smith as senior technical advisor. Smith comes to MMI EDA to Micro Magic from Cadence Design Systems, Inc., where he was most re- and its customers. Dick cently a senior program manager in consulting services. At will be responsible for Cadence, he also served in software support management assisting with product and as the program manager for the Texas Instruments needs and definitions and account. Smith has held technical and management posi- for launching a design tions with Texas Instruments, National Semiconductor, and center and sales support capability in the Central Hewlett-Packard. region of the U.S.” Mark Santoro, MMI's president and CEO, stated, "Dick Mark Santoro President brings a tremendous wealth of technical and business expe- and CEO Micro Magic, rience in EDA to Micro Magic and its customers. Dick will Inc. be responsible for assisting with product needs and defini- tions and for launching a design center and sales support Contact: Heidi Vantulden capability in the Central region of the U.S." Armstrong Kendall, Inc. 503-672-4685 "MMI has a fresh new approach to EDA. It's a company of highly skilled design engineers who create very high per- heidi@armstrongkendall. formance processors and memories, and the EDA software com environment for managing the entire process," stated Dr.
    [Show full text]
  • FAQ: Sic MOSFET Application Notes
    FAQ SiC MOSFET Description This document introduces the Frequently Asked Questions and answers of SiC MOSFET. © 20 21 2021-3-22 Toshiba Electronic Devices & Storage Corporation 1 Table of Contents Description .............................................................................................................................................................. 1 Table of Contents .................................................................................................................................................... 2 List of Figures / List of Tables ................................................................................................................................ 3 1. What is SiC ? ...................................................................................................................................................... 4 2. Is it possible to connect multiple SiC MOSFETs in parallel ? ........................................................................... 5 ............................................................................... 6 .................................................................................... 7 5. If Si IGBT replaced with SiC MOSFET, what will change ? ............................................................................. 8 6. Is there anything to note about the Gate drive voltage ? ..................................................................................... 9 RESTRICTIONS ON PRODUCT USE ..............................................................................................................
    [Show full text]
  • The Bottom-Up Construction of Molecular Devices and Machines*
    Pure Appl. Chem., Vol. 80, No. 8, pp. 1631–1650, 2008. doi:10.1351/pac200880081631 © 2008 IUPAC Nanoscience and nanotechnology: The bottom-up construction of molecular devices and machines* Vincenzo Balzani‡ Department of Chemistry “G. Ciamician”, University of Bologna, 40126 Bologna, Italy Abstract: The bottom-up approach to miniaturization, which starts from molecules to build up nanostructures, enables the extension of the macroscopic concepts of a device and a ma- chine to molecular level. Molecular-level devices and machines operate via electronic and/or nuclear rearrangements and, like macroscopic devices and machines, need energy to operate and signals to communicate with the operator. Examples of molecular-level photonic wires, plug/socket systems, light-harvesting antennas, artificial muscles, molecular lifts, and light- powered linear and rotary motors are illustrated. The extension of the concepts of a device and a machine to the molecular level is of interest not only for basic research, but also for the growth of nanoscience and the development of nanotechnology. Keywords: molecular devices; molecular machines; information processing; photophysics; miniaturization. INTRODUCTION Nanotechnology [1–8] is a frequently used word both in the scientific literature and in the common lan- guage. It has become a favorite, and successful, term among America’s most fraudulent stock promot- ers [9] and, in the venture capital world of start-up companies, is perceived as “the design of very tiny platforms upon which to raise enormous amounts of money” [1]. Indeed, nanotechnology is a word that stirs up enthusiasm or fear since it is expected, for the good or for the bad, to have a strong influence on the future of mankind.
    [Show full text]
  • Micromanufacturing and Fabrication of Microelectronic Devices
    Micromanufacturing and Fabrication of Microelectronic PART Devices •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••V The importance of the topics covered in the following two chapters can best be appreciated by considering the manufacture of a simple metal spur gear. It is impor- tant to recall that some gears are designed to transmit power, such as those in gear boxes, yet others transmit motion, such as in rack and pinion mechanisms in auto- mobile steering systems. If the gear is, say, 100 mm (4 in.) in diameter, it can be produced by traditional methods, such as starting with a cast or forged blank, and machining and grinding it to its final shape and dimensions. A gear that is only 2 mm (0.080 in.) in diameter, on the other hand, can be difficult to produce by these meth- ods. If sufficiently thin, the gear could, for example, be made from sheet metal, by fine blanking, chemical etching, or electroforming. If the gear is only a few micrometers in size, it can be produced by such tech- niques as optical lithography, wet and dry chemical etching, and related processes. A gear that is only a nanometer in diameter would, however, be extremely difficult to produce; indeed, such a gear would have only a few tens of atoms across its surface. The challenges faced in producing gears of increasingly smaller sizes is highly informative, and can be put into proper perspective by referring to the illustration of length scales shown in Fig. V.1. Conventional manufacturing processes, described in Chapters 11 through 27, typically produce parts that are larger than a millimeter or so, and can be described as visible to the naked eye.
    [Show full text]