DOCSLIB.ORG

Intel Multi-Core Briefing – April 2005

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

Intel Multi-Core Briefing – April 2005 IntelIntel MultiMulti--CoreCore BriefingBriefing April,April, 20052005 Intel Multi-Core Briefing – April 2005 IntelIntel PlatformPlatform StrategyStrategy…… andand MultiMulti--corecore • Intel continues to drive platform strategies across segments – Driven by expanding end user needs – Platform advancements: Wireless, Manageability, Security, Form Factor, Battery life, Compute Capability,… • Intel Multi-core platforms are means to deliver tremendous growth in compute capability – Builds upon the success of Hyper-Threading Technology – Multi-threaded application performance and Responsiveness in Multi-tasking environments IntelIntel MultiMulti-core:-core: EnabledEnabled byby IntelIntel InnovationInnovation andand MooreMoore’s’s LawLaw Intel Multi-Core Briefing – April 2005 FueledFueled ByBy MooreMoore’’ss Law:Law: ContinuedContinued GrowthGrowth inin UserUser ExperienceExperience Server Multi-core Enhanced Virtualized Consolidation Datacenter HT Client Multi-tasking SMP Streaming Digital Media More Natural High Def Game Play er Experience Online Transaction er Experience Instruction and data Online Transaction Instruction and data Content Level Parallelism performance Us Us Multiple Natural i486 Multimedia Simultaneous Language Pipelined Execution Internet Users Processing Windows* Multi-media Collaboration Greater Multi-tasking Time NextNext WaveWave DrivenDriven viavia IntelIntel MultiMulti-core/Threading-core/Threading *Other names and brands may be claimed as the property of others Intel Multi-Core Briefing – April 2005 TheThe MoveMove toto IAIA MultiMulti--corecore Platform Current 2005 2006+ Future Itanium® processor MP Itanium® 2 Processor Montecito Montvale Tukwila Poulson Itanium® Itanium® 2 Processor - Millington DP Montvale Dimona processor DP 3M (Fanwood) ® MP Server Intel® Xeon™ 64-bit Intel Xeon™ Paxville Tulsa Whitefield Processor MP processor MP DP Server / 64-bit Intel® Xeon™ Processor w/ 2MB cache Dempsey WS Dempsey Future Pentium® Processor Extreme Edition Presler Future Desktop Pentium® 4 Client processor Smithfield Pentium® 4 Cedar Mill processor Mobile Client Yonah Future Pentium® M processorprocessor Yonah Single core Dual/Multi-core All products and dates are preliminary and subject to change without notice. Single core Dual/Multi-core Intel Multi-Core Briefing – April 2005 TheThe MoveMove toto IAIA MultiMulti--corecore Platform Current 2005 2006+ Future Itanium® Tukwila Poulson processor MP Itanium® 2 Processor Montecito>15 Multi-Core Montvale Projects Itanium® Itanium® 2 Processor - Millington DP Montvale Dimona processor DP 3M (Fanwood) Spanning All Segments ® MP Server Intel® Xeon™ 64-bit Intel Xeon™ Paxville Tulsa Whitefield Processor MP processor MP DP Server / 64-bit Intel® Xeon™ Processor w/ 2MB cache Dempsey WS Dempsey Future Pentium® Processor Extreme Edition Presler Future Desktop Pentium® 4 Client processor Smithfield Pentium® 4 Cedar Mill processor * Mobile & Desktop Pentium Mobile ** data is projected run rate exiting the year. Client Yonah Future Pentium® M processorprocessor Source: Intel Yonah Single core Dual/Multi-core All products and dates are preliminary and subject to change without notice. Single core Dual/Multi-core Intel Multi-Core Briefing – April 2005 TheThe IAIA MultiMulti--corecore PlatformsPlatforms Platform 2005 2002006+ Future MP Richford / Future Platform MP Montecito / Montvale ® Tukwila(’07) / Poulson Itanium Processor Intel® E8870 Chipset / Enabled Future Chipset Family DP Millington / DP Montvale Dimona Intel® E8870 Chipset / Enabled Future Chipset MP Servers Truland Platform Reidland Platform Paxville Whitefield (’07) Intel® E8500 Chipset Future Chipset DP Servers Bensley Platform Dempsey Blackford chipset DP Workstation Glidewell Platform Dempsey Greencreek Chipset UP Server Pentium® D Processor Mukilteo Chipset Anchor Creek Platform Bridge Creek Platform Desktop Client -Home Pentium® Processor Extreme Edition Pentium® D Processor (Smithfield), Presler Intel® 945/955X Express Chipsets Desktop Client -Office Lyndon Platform Averill Platform Pentium® D Processor (Smithfield), Presler Intel® 945/955X Express Chipsets Napa Platform Mobile Client Yonah Processor Calistoga Chipset Golan Wireless LAN All products and dates are preliminary and subject to change without notice. Note: only multi-core processors listed Intel Multi-Core Briefing – April 2005 WhatWhat isis MultiMulti--Core?Core? • Two or more independent execution cores in the same processor • Specific implementations will vary over time - driven by manufacturing cost efficiencies – Best mix of product architecture and volume mfg capabilities – Designed to deliver performance, OEM and end user experience Single die (Monolithic) based processor Multi-Chip Processor Example: Smithfield Example: Montecito Ex: 65nm “Presler” or “Dempsey” Core1 Core0 Core1 Core0 Core1 Core0 Front Side Bus Front Side Bus Front Side Bus Intel Multi-Core Briefing – April 2005 MultiMulti--CoreCore EnhancesEnhances andand EnablesEnables KeyKey ServerServer PlatformPlatform UsageUsage TrendsTrends Scale-up headroom with Optimal platform for more threads per platform virtualized environments Databases Enterprise Apps RISC Replacement Back-end Improving compute Service Oriented Enterprise density in the datacenter sq. ft. DualDual-core-core is is a a natural natural evolution evolution of of Hyper Hyper-Threading-Threading Technology Technology Intel Multi-Core Briefing – April 2005 Napa:Napa: TechnologyTechnology toto BenefitBenefit thethe EndEnd UserUser Performance Thinner Lighter Yonah: 1st mobile 65nm DC, Golan: MiniCard Intel® Digital Media Boost Small form factor GMCH Calistoga: improved integrated Intel® Advanced Thermal Manager graphics Wireless Battery Life Support latest IEEE 802.11 Intel Integrated Graphics standards EBL techniques Cisco* Compatible Extensions Intel® Dynamic Power Coordination Runs multi-threaded, multiple intense applications, and background tasks with greater responsiveness, delivering a better on-the-go experience for the digital home & digital office *New feature information – more details in Mobility KeyKeynnoteote & BriefingsBriefings Intel Multi-Core Briefing – April 2005 ParallelismParallelism inin thethe DigitalDigital HomeHome …While Enhanced User Transparently Experience* Running Multiple Background ‘Enjoy’ Protection: Multimedia Applications Virus Scan • Edit, create, share: Firewall music, videos, and Data backup photos Data encryption Platform Multi-Task • Enjoy multimedia, Health/Operation: gaming, IM, browsing, .. Automatic Downloads OS Updates and …while services Compression Content Management: Transcode to different formats *Performance Delivering multiple streams improvements relative to Record content to the hard drive single threaded CPUs in (PVR) similar market segment Intel Multi-Core Briefing – April 2005 IntelIntel DesktopDesktop DualDual--corecore PlatformsPlatforms IntelIntel® PentiumPentium® ProcessorProcessor ExtremeExtreme EditionEdition withwith IntelIntel® 955X955X ExpressExpress ChipsetChipset IntelIntel® PentiumPentium® DD ProcessorProcessor ((SSmithfield)mithfield) withwith IntelIntel® 945945 ExpressExpress ChipsetChipset FamilyFamily ComingComingComing ininin Q2Q2Q2’’’050505 Intel Multi-Core Briefing – April 2005 PentiumPentium®® ProcessorProcessor ExtremeExtreme EditionEdition 848400 IntelIntel DualDual--corecore withwith HyperHyper--ThreadingThreading TechnologyTechnology Summary:Summary: – 3.2 GHz dual-core processor – 2MB L2 Cache (1MB each core) – 800 MHz FSB Execution Execution Core Core – Intel® EM64T 1MB L2 1MB L2 – Execute Disable Bit Cache Cache – Built on 90 nm process technology Bus I/F Bus I/F – LGA775 package MCH FSB – Die size: approx. 206 mm2 – Transistor count: approx. 230M – Introduction Q2’05 RichRichRich NewNewNew FeaturesFeaturesFeatures BoostingBoostingBoosting PlatformPlatformPlatform ExperienceExperienceExperience All products and dates are preliminary and subject to change without notice. Intel Multi-Core Briefing – April 2005 TheThe BalancedBalanced PerformancePerformance PlatformPlatform IntelIntel®® 955X955X ExpressExpress ChipsetChipset FamilyFamily 800/1066MHz FSB 2-Channel DDR2-667 Performance Memory PCI-E* x16 Gfx Optimizations Dual x16 with Bridge GMCH 8GB Memory Support 6-PCI-E* x1 Expansion1 6-PCI-E* x1 Expansion ECC Memory Support Intel® High-Definition 4-SATA ports Audio Intel® Matrix Storage 8-Hi-Speed USB2.0 Technology (RAID 1 PATA port 1 PCI Ports 0,1,5,10 and AHCI) InnovationInnovation forfor HighHigh EndEnd PerformancePerformance && AdvancedAdvanced UsagesUsages *Other names and brands may be claimed as the property of others 1 Features only available in value-add ICH7 SKUs PerformancePerformance forfor anan ExtremeExtreme ExperienceExperience Don’t delay your departure: Convert 50% digital movies for content on the go 1 High Definition Video Encoding with Adobe* Premiere * using Microsoft* Faster Windows* Media Encoder Advanced Profile Quickly enhance your music mix: Enjoy 65% custom music with superior sound quality 1 MP3 encoding (Razor Lame*) + Sound Normalization (MP3 Gain*) Faster Create digital content faster: Develop and 52% render images with ease 1 Rendering 3D images with 3D Studio Max* Faster Do more while gaming: Play a game while 124% recording multiple TV shows More Frames1 EXTREME EDITION Gaming with Need for Speed 2* and dual TV tuner using Snapstream* PVR Configurations and Disclaimers Source: Intel® Configuration: Intel® Pentium® Processor Extreme Edition 840 (2x1MB L2
Recommended publications
  • Evolution of Microprocessor Performance

    Evolution of Microprocessor Performance

    EvolutionEvolution ofof MicroprocessorMicroprocessor PerformancePerformance So far we examined static & dynamic techniques to improve the performance of single-issue (scalar) pipelined CPU designs including: static & dynamic scheduling, static & dynamic branch predication. Even with these improvements, the restriction of issuing a single instruction per cycle still limits the ideal CPI = 1 Multiple Issue (CPI <1) Multi-cycle Pipelined T = I x CPI x C (single issue) Superscalar/VLIW/SMT Original (2002) Intel Predictions 1 GHz ? 15 GHz to ???? GHz IPC CPI > 10 1.1-10 0.5 - 1.1 .35 - .5 (?) Source: John P. Chen, Intel Labs We next examine the two approaches to achieve a CPI < 1 by issuing multiple instructions per cycle: 4th Edition: Chapter 2.6-2.8 (3rd Edition: Chapter 3.6, 3.7, 4.3 • Superscalar CPUs • Very Long Instruction Word (VLIW) CPUs. Single-issue Processor = Scalar Processor EECC551 - Shaaban Instructions Per Cycle (IPC) = 1/CPI EECC551 - Shaaban #1 lec # 6 Fall 2007 10-2-2007 ParallelismParallelism inin MicroprocessorMicroprocessor VLSIVLSI GenerationsGenerations Bit-level parallelism Instruction-level Thread-level (?) (TLP) 100,000,000 (ILP) Multiple micro-operations Superscalar /VLIW per cycle Simultaneous Single-issue CPI <1 u Multithreading SMT: (multi-cycle non-pipelined) Pipelined e.g. Intel’s Hyper-threading 10,000,000 CPI =1 u uuu u u Chip-Multiprocessors (CMPs) u Not Pipelined R10000 e.g IBM Power 4, 5 CPI >> 1 uuuuuuu u AMD Athlon64 X2 u uuuuu Intel Pentium D u uuuuuuuu u u 1,000,000 u uu uPentium u u uu i80386 u i80286
  • Intel® Core™ Microarchitecture • Wrap Up

    Intel® Core™ Microarchitecture • Wrap Up

    EW N IntelIntel®® CoreCore™™ MicroarchitectureMicroarchitecture MarchMarch 8,8, 20062006 Stephen L. Smith Bob Valentine Vice President Architect Digital Enterprise Group Intel Architecture Group Agenda • Multi-core Update and New Microarchitecture Level Set • New Intel® Core™ Microarchitecture • Wrap Up 2 Intel Multi-core Roadmap – Updates since Fall IDF 3 Ramping Multi-core Everywhere 4 All products and dates are preliminary and subject to change without notice. Refresher: What is Multi-Core? Two or more independent execution cores in the same processor Specific implementations will vary over time - driven by product implementation and manufacturing efficiencies • Best mix of product architecture and volume mfg capabilities – Architecture: Shared Caches vs. Independent Caches – Mfg capabilities: volume packaging technology • Designed to deliver performance, OEM and end user experience Single die (Monolithic) based processor Multi-Chip Processor Example: 90nm Pentium® D Example: Intel Core™ Duo Example: 65nm Pentium D Processor (Smithfield) Processor (Yonah) Processor (Presler) Core0 Core1 Core0 Core1 Core0 Core1 Front Side Bus Front Side Bus Front Side Bus *Not representative of actual die photos or relative size 5 Intel® Core™ Micro-architecture *Not representative of actual die photo or relative size 6 Intel Multi-core Roadmap 7 Intel Multi-core Roadmap 8 Intel® Core™ Microarchitecture Based Platforms Platform 2006 20072007 Caneland Platform (2007) MP Servers Tigerton (QC) (2007) Bensley Platform (Q2’06)/ Glidewell Platform (Q2’06) ) DP Servers/ Woodcrest (Q3’06) DP Workstation Clovertown (QC) (Q1’07) Kaylo Platform (Q3’06)/ Wyloway Platform (Q3 ’06) UP Servers/ Conroe (Q3’06) UP Workstation Kentsfield (QC) (Q1’07) Bridge Creek Platform (Mid’06) Desktop -Home Conroe (Q3’06) Kentsfield (QC) (Q1’07) Desktop -Office Averill Platform (Mid’06) Conroe (Q3’06) Mobile Client Napa Platform (Q1’06) Merom (2H’06) All products and dates are preliminary 9 Note: only Intel® Core™ microarchitecture QC refers to Quad-Core and subject to change without notice.
  • The Intel X86 Microarchitectures Map Version 2.0

    The Intel X86 Microarchitectures Map Version 2.0

    The Intel x86 Microarchitectures Map Version 2.0 P6 (1995, 0.50 to 0.35 μm) 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P5 (1993, 0.80 to 0.35 μm) NetBurst (2000 , 180 to 130 nm) Skylake (2015, 14 nm) Alternative Names: i686 Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: Pentium, 80586, 586, i586 Alternative Names: Pentium 4, Pentium IV, P4 Alternative Names: SKL (Desktop and Mobile), SKX (Server) Series: Pentium Pro (used in desktops and servers) • 16-bit data bus: 8086 (iAPX Series: Series: Series: Series: • Variant: Klamath (1997, 0.35 μm) 86) • Desktop/Server: i386DX Desktop/Server: P5, P54C • Desktop: Willamette (180 nm) • Desktop: Desktop 6th Generation Core i5 (Skylake-S and Skylake-H) • Alternative Names: Pentium II, PII • 8-bit data bus: 8088 (iAPX • Desktop lower-performance: i386SX Desktop/Server higher-performance: P54CQS, P54CS • Desktop higher-performance: Northwood Pentium 4 (130 nm), Northwood B Pentium 4 HT (130 nm), • Desktop higher-performance: Desktop 6th Generation Core i7 (Skylake-S and Skylake-H), Desktop 7th Generation Core i7 X (Skylake-X), • Series: Klamath (used in desktops) 88) • Mobile: i386SL, 80376, i386EX, Mobile: P54C, P54LM Northwood C Pentium 4 HT (130 nm), Gallatin (Pentium 4 Extreme Edition 130 nm) Desktop 7th Generation Core i9 X (Skylake-X), Desktop 9th Generation Core i7 X (Skylake-X), Desktop 9th Generation Core i9 X (Skylake-X) • Variant: Deschutes (1998, 0.25 to 0.18 μm) i386CXSA, i386SXSA, i386CXSB Compatibility: Pentium OverDrive • Desktop lower-performance: Willamette-128
  • Energy Per Instruction Trends in Intel® Microprocessors

    Energy Per Instruction Trends in Intel® Microprocessors

    Energy per Instruction Trends in Intel® Microprocessors Ed Grochowski, Murali Annavaram Microarchitecture Research Lab, Intel Corporation 2200 Mission College Blvd, Santa Clara, CA 95054 [email protected], [email protected] Abstract where throughput performance is the primary objective. In order to deliver high throughput performance within a Energy per Instruction (EPI) is a measure of the amount fixed power budget, a microprocessor must achieve low of energy expended by a microprocessor for each EPI. instruction that the microprocessor executes. In this It is important to note that MIPS/watt and EPI do not paper, we present an overview of EPI, explain the consider the amount of time (latency) needed to process factors that affect a microprocessor’s EPI, and derive a an instruction from start to finish. Other metrics such as MIPS 2/watt (related to energy•delay) and MIPS 3/watt historical comparison of the trends in EPI over multiple 2 generations of Intel microprocessors. We show that the (related to energy•delay ) assign increasing importance recent Intel® Pentium® M and Intel® Core™ Duo to the time required to process instructions, and are thus microprocessors achieve significantly lower EPI than used in environments in which latency performance is what would be expected from a continuation of historical the primary objective. trends. 2. What Determines EPI? 1. Introduction Consider a capacitor that is charged and discharged With the power consumption of recent desktop by a CMOS inverter as shown in Figure 1. microprocessors having reached 130 watts, power has emerged at the forefront of challenges facing the V microprocessor designer [1, 2].
  • 5 Microprocessors

    5 Microprocessors

    Color profile: Disabled Composite Default screen BaseTech / Mike Meyers’ CompTIA A+ Guide to Managing and Troubleshooting PCs / Mike Meyers / 380-8 / Chapter 5 5 Microprocessors “MEGAHERTZ: This is a really, really big hertz.” —DAVE BARRY In this chapter, you will learn or all practical purposes, the terms microprocessor and central processing how to Funit (CPU) mean the same thing: it’s that big chip inside your computer ■ Identify the core components of a that many people often describe as the brain of the system. You know that CPU CPU makers name their microprocessors in a fashion similar to the automobile ■ Describe the relationship of CPUs and memory industry: CPU names get a make and a model, such as Intel Core i7 or AMD ■ Explain the varieties of modern Phenom II X4. But what’s happening inside the CPU to make it able to do the CPUs amazing things asked of it every time you step up to the keyboard? ■ Install and upgrade CPUs 124 P:\010Comp\BaseTech\380-8\ch05.vp Friday, December 18, 2009 4:59:24 PM Color profile: Disabled Composite Default screen BaseTech / Mike Meyers’ CompTIA A+ Guide to Managing and Troubleshooting PCs / Mike Meyers / 380-8 / Chapter 5 Historical/Conceptual ■ CPU Core Components Although the computer might seem to act quite intelligently, comparing the CPU to a human brain hugely overstates its capabilities. A CPU functions more like a very powerful calculator than like a brain—but, oh, what a cal- culator! Today’s CPUs add, subtract, multiply, divide, and move billions of numbers per second.
  • Course #: CSI 440/540 High Perf Sci Comp I Fall ‘09

    Course #: CSI 440/540 High Perf Sci Comp I Fall ‘09

    High Performance Computing Course #: CSI 440/540 High Perf Sci Comp I Fall ‘09 Mark R. Gilder Email: [email protected] [email protected] CSI 440/540 This course investigates the latest trends in high-performance computing (HPC) evolution and examines key issues in developing algorithms capable of exploiting these architectures. Grading: Your grade in the course will be based on completion of assignments (40%), course project (35%), class presentation(15%), class participation (10%). Course Goals Understanding of the latest trends in HPC architecture evolution, Appreciation for the complexities in efficiently mapping algorithms onto HPC architectures, Familiarity with various program transformations in order to improve performance, Hands-on experience in design and implementation of algorithms for both shared & distributed memory parallel architectures using Pthreads, OpenMP and MPI. Experience in evaluating performance of parallel programs. Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 2 Grades 40% Homework assignments 35% Final project 15% Class presentations 10% Class participation Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 3 Homework Usually weekly w/some exceptions Must be turned in on time – no late homework assignments will be accepted All work must be your own - cheating will not be tolerated All references must be sited Assignments may consist of problems, programming, or a combination of both Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 4 Homework (continued) Detailed discussion of your results is expected – the program is only a small part of the problem Homework assignments will be posted on the class website along with all of the lecture notes ◦ http://www.cs.albany.edu/~gilder Mark R.
  • Itanium Processor

    Itanium Processor

    IA-64 Microarchitecture --- Itanium Processor By Subin kizhakkeveettil CS B-S5….no:83 INDEX • INTRODUCTION • ARCHITECTURE • MEMORY ARCH: • INSTRUCTION FORMAT • INSTRUCTION EXECUTION • PIPELINE STAGES: • FLOATING POINT PERFORMANCE • INTEGER PERFORMANCE • CONCLUSION • REFERENCES Itanium Processor • First implementation of IA-64 • Compiler based exploitation of ILP • Also has many features of superscalar INTRODUCTION • Itanium is the brand name for 64-bit Intel microprocessors that implement the Intel Itanium architecture (formerly called IA-64). • Itanium's architecture differs dramatically from the x86 architectures (and the x86-64 extensions) used in other Intel processors. • The architecture is based on explicit instruction-level parallelism, in which the compiler makes the decisions about which instructions to execute in parallel Memory architecture • From 2002 to 2006, Itanium 2 processors shared a common cache hierarchy. They had 16 KB of Level 1 instruction cache and 16 KB of Level 1 data cache. The L2 cache was unified (both instruction and data) and is 256 KB. The Level 3 cache was also unified and varied in size from 1.5 MB to 24 MB. The 256 KB L2 cache contains sufficient logic to handle semaphore operations without disturbing the main arithmetic logic unit (ALU). • Main memory is accessed through a bus to an off-chip chipset. The Itanium 2 bus was initially called the McKinley bus, but is now usually referred to as the Itanium bus. The speed of the bus has increased steadily with new processor releases. The bus transfers 2x128 bits per clock cycle, so the 200 MHz McKinley bus transferred 6.4 GB/sand the 533 MHz Montecito bus transfers 17.056 GB/s.
  • The Intel X86 Microarchitectures Map Version 2.2

    The Intel X86 Microarchitectures Map Version 2.2

    The Intel x86 Microarchitectures Map Version 2.2 P6 (1995, 0.50 to 0.35 μm) 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P5 (1993, 0.80 to 0.35 μm) NetBurst (2000 , 180 to 130 nm) Skylake (2015, 14 nm) Alternative Names: i686 Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: Pentium, 80586, 586, i586 Alternative Names: Pentium 4, Pentium IV, P4 Alternative Names: SKL (Desktop and Mobile), SKX (Server) Series: Pentium Pro (used in desktops and servers) • 16-bit data bus: 8086 (iAPX Series: Series: Series: Series: • Variant: Klamath (1997, 0.35 μm) 86) • Desktop/Server: i386DX Desktop/Server: P5, P54C • Desktop: Willamette (180 nm) • Desktop: Desktop 6th Generation Core i5 (Skylake-S and Skylake-H) • Alternative Names: Pentium II, PII • 8-bit data bus: 8088 (iAPX • Desktop lower-performance: i386SX Desktop/Server higher-performance: P54CQS, P54CS • Desktop higher-performance: Northwood Pentium 4 (130 nm), Northwood B Pentium 4 HT (130 nm), • Desktop higher-performance: Desktop 6th Generation Core i7 (Skylake-S and Skylake-H), Desktop 7th Generation Core i7 X (Skylake-X), • Series: Klamath (used in desktops) 88) • Mobile: i386SL, 80376, i386EX, Mobile: P54C, P54LM Northwood C Pentium 4 HT (130 nm), Gallatin (Pentium 4 Extreme Edition 130 nm) Desktop 7th Generation Core i9 X (Skylake-X), Desktop 9th Generation Core i7 X (Skylake-X), Desktop 9th Generation Core i9 X (Skylake-X) • New instructions: Deschutes (1998, 0.25 to 0.18 μm) i386CXSA, i386SXSA, i386CXSB Compatibility: Pentium OverDrive • Desktop lower-performance: Willamette-128
  • Intel® Processor Architecture

    Intel® Processor Architecture

    Intel® Processor Architecture January 2013 Software & Services Group, Developer Products Division Copyright © 2013, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. Agenda •Overview Intel® processor architecture •Intel x86 ISA (instruction set architecture) •Micro-architecture of processor core •Uncore structure •Additional processor features – Hyper-threading – Turbo mode •Summary Software & Services Group, Developer Products Division Copyright © 2013, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. 2 Intel® Processor Segments Today Architecture Target ISA Specific Platforms Features Intel® phone, tablet, x86 up to optimized for ATOM™ netbook, low- SSSE-3, 32 low-power, in- Architecture power server and 64 bit order Intel® mainstream x86 up to flexible Core™ notebook, Intel® AVX, feature set Architecture desktop, server 32 and 64bit covering all needs Intel® high end server IA64, x86 by RAS, large Itanium® emulation address space Architecture Intel® MIC accelerator for x86 and +60 cores, Architecture HPC Intel® MIC optimized for Instruction Floating-Point Set performance Software & Services Group, Developer Products Division Copyright © 2013, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. 3 Itanium® 9500 (Poulson) New Itanium Processor Poulson Processor • Compatible with Itanium® 9300 processors (Tukwila) Core Core 32MB Core Shared Core • New micro-architecture with 8 Last Core Level Core Cores Cache Core Core • 54 MB on-die cache Memory Link • Improved RAS and power Controllers Controllers management capabilities • Doubles execution width from 6 to 12 instructions/cycle 4 Intel 4 Full + 2 Half Scalable Width Intel • 32nm process technology Memory QuickPath Interface Interconnect • Launched in November 2012 (SMI) Compatibility provides protection for today’s Itanium® investment Software & Services Group, Developer Products Division Copyright © 2013, Intel Corporation.

  • Intel Mobile CPU Roadmap

    Intel Mobile CPU Roadmap 2004 2005 2006 2008 2009 2010 System Price 2007 TDP System CPU Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 2H Q4 Price Core2 Extreme Nehalem/Core 2 Clarksfield QX Quad-Core Quad core Boundary 2.xxGHz/ Calpella Extreme 4 cores/2 cores Penryn QC 8MB/PCIe 45W Extreme Boundary QX9300 (2.53GHz/ Montevina 4cores/PCIe x16 (55W) QC XE 12MB/FSB1066) $1000 Penryn 6M Merom 4M Core2 Extreme Core2 Quad Santa Rosa X9000(2.8GHz/ Penryn 6M Penryn QC Clarksfield 6MB/FSB800) 2.xxGHz/ X/Q Quad-Core Dual core 8MB/PCIe -45W Performance2 Extreme Yonah/Core 2 X7800 (2.6GHz/ X7900 (2.8GHz/ Q9100 (2.26GHz/ Calpella 2 cores/1 core Boundary 4MB/FSB800) 4MB/FSB800) X9100(3.06GHz/ 12MB/FSB1066) (55W) QC P2 Boundary Merom 4M Santa Rosa 6MB/FSB1066) Refresh $750 Montevina Napa Napa Refresh Merom 4M 2.xxGHz/ Clarksfield Quad-Core Dothan 533 Santa Rosa ?MB/PCIe 2.13GHz(770) 2.33GHz(T7600) Q9000 (2GHz/ Calpella Performance1 Yonah Dual-Core2M Core2 Duo 6MB/FSB1066) QC P1 T9500 (2.6GHz/ $34x Performance 2.16GHz(T2600) 2.33GHz(T2700) 6MB/FSB800) Penryn 6M Montevina 2.1GHz(765) T7700 (2.4GHz/ T7800 (2.6GHz/ T9600 (2.8GHz/ T9800 (2.93GHz/ T9900 (3.06GHz/ T Dual-Core 2.26GHz(780) 4MB/FSB800) 4MB/FSB800) 6MB/FSB1066) 6MB/FSB1066) 6MB/FSB1066) 35W Performance2 Core2 Duo (45W) DC P2 Core2 Duo $500 2GHz(760) 2GHz(T2500) Penryn 6M 35W Dual-Core Dothan 2.16GHz(T7400) 2GHz(755) Core Duo T9400 (2.53GHz/ T9550 (2.66GHz/ T9600 (2.8GHz/ Performance1 6MB/FSB1066) 6MB/FSB1066) 6MB/FSB1066) DC P1 2.13GHz(770) 2.16GHz(T2600) T9300 (2.5GHz/
  • Itanium and Vnuma

    Itanium and Vnuma

    Virtualisation Case Study: Itanium and vNUMA Matthew Chapman [email protected] 1 ITANIUM ➜ High-performance processor architecture ➜ Also known as IA-64 ➜ Joint venture between HP and Intel ➜ Not the same instruction set as IA-32/AMD64/EM64T ➜ Very good floating-point performance 2000: Itanium“Merced” 180nm,upto800Mhz,4MBcache 2002: ItaniumII“McKinley” 180nm,upto1Ghz,3MBcache 2003: ItaniumII“Madison” 130nm,upto1.6Ghz,6MBcache 2004: Itanium II “Madison 9M” 130 nm, up to 1.67Ghz, 9MB cache 2006: Itanium II “Montecito” 90 nm, dual-core, up to 1.6Ghz, 24MB cache 2008: “Tukwila” 65nm,quad-core,upto2.5Ghz? ITANIUM 2 EXPLICITLY PARALLEL INSTRUCTION-SET COMPUTING (EPIC) ➜ Goal to increase instructions per cycle ➜ Itanium can have similar performance to x86 at a lower clock speed ➜ Based on Very Long Instruction Word (VLIW) ➜ Explicit parallelism in instruction set ➜ Simplified instruction decode and issue ➜ Scheduling decisions made by compiler Memory Branch Branch Branch Integer Integer Integer Integer MI;I bundle Integer Memory Memory Memory Memory Floating−point Floating−point Floating−point Floating−point VLIW Instruction MFI bundle Integer Execution Units Execution Units EPIC Instructions EXPLICITLY PARALLEL INSTRUCTION-SET COMPUTING (EPIC) 3 EXAMPLE Load and add three numbers in assembly code: ld8 r4 = [r1] ld8 r5 = [r2] ld8 r6 = [r3] ;; add r7 = r4, r5 ;; add r8 = r6, r7 ;; EXAMPLE 4 Resulting instructions: MMI ld8 r4=[r1] ld8 r5=[r2] nop.i 0 M;MI; ld8 r6 = [r3] ;; add r7=r4,r5 // Arithmetic on M too nop.i 0 ;; M;MI add r8 = r6, r7
  • Chapter 29 Itanium Architecture

    Chapter 29 Itanium Architecture

    Chapter 29 Itanium Architecture Chapter 29 - Itanium Architecture July 2003 Chapter 29 / Page 1 Chapter 29 Itanium Architecture INDEX Introduction 3 Overview of the Itanium Architecture 3 Main features of EPIC....................................................................................................... 3 The Itanium processor family (IPF) 5 HP-UX Itanium Releases 6 Differences between HP-UX for PA and IPF ................................................................... 6 What needs to be considered on an IPF system 8 How an IPF system boots.................................................................................................. 8 Boot disk layout and EFI................................................................................................... 8 How to configure the Console input/output devices....................................................... 10 The boot process ............................................................................................................. 13 How to mirror the root disk............................................................................................. 18 How to replace a failed disk............................................................................................ 21 The ARIES emulator 22 IPF vs. PA-RISC Terminology 22 Additional Information 23 July 2003 Chapter 29 / Page 2 Chapter 29 Itanium Architecture Introduction When PA-RISC was released, HP began designing the architecture to replace it. Several years into the project, HP determined that the economics