DOCSLIB.ORG

YONAH Celeron M Processor + RC415MD + SB460 Custom 40GAB1230-B100 B Date:Wednesday, June 21, 2006 Sheet : 139Of 5 4 3 2 1 a B C D E

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

5 4 3 2 1 EXTERNAL CLOCK GEN. INTEL YONAH CPU PCI BUS GNT#/REQ# INTR IDSEL INDICATOR BOARD Celeron M RTM865T-300 MINI PCI 0 C/D AD25 CON 2 uFCPGA 479 Pin 24 4, 5 4X DATA AGTL+ 2X 533MHz ADDRESS D D ATI NB - RC415MD AGTL+ YONAH CPU I/F UNBUFFERED VGA CON SINGLE DDR2 CHANNEL DDRII 400/533 DDR2 DIMM0 15 CRT 12 INTEGRATED GRAPHICS M22 LVDS CON TVOUT UNBUFFERED 15 LVDS 1 X2 PCIE I/F FOR SB DDR2 DIMM1 13 CHARGER 4 X1 PCIE I/F 32 PCIE INTERFACE 7, 8, 9, 10, 11 VCORE 36 PCIE NEW CARD CON LAN X2/(X4) Marvell PCIE0 3.3VSTBY / 5VS / C 26 8038 23 1.8VSTBY C USB6 AZALIA CODEC 33 28, 29 ATI SB - SB600/SB460 HD 1.5VS / 1.05VS USB 2.0 USB2.0---8 MDC CON /1.2VS-NB 35 SATA---4 27 HD AUDIO 1.0 ATA 66/100/133 CARD READER HDD 1.8V / 0.9V/ 1.2VS USB3 USB2 USB1 PATA 34 USB4 25 21 21 21 ACPI 1.1 22 LPC I/F INTERNAL RTC PATA ODD 3V / 3VS / 1.8VS / 3VLAN / POWERGOOD PCI BUS PCI/PCI 22 BRIDGE 32 16, 17, 18, 19, 20 MINI PCI B 27 B LPC KBC BIOS IT8510G 30 X-BUS SST39VF080-70-4C 30 TOUCH SCAN FAN A VF-co-ccPAD 24 KB 24 3 A ARIMA COMPUTER CORP. Project Name : Title : W340UI BLOCK Size : Document Number : Rev : YONAH Celeron M Processor + RC415MD + SB460 Custom 40GAB1230-B100 B Date:Wednesday, June 21, 2006 Sheet : 139of 5 4 3 2 1 A B C D E 3VS L32 0.1UF/16V 0.1UF/16V 0.1UF/16V 1 2 BEAD/120_600mA 1 1 1 1 1 1 32-7D0603-120G C393 3VS 10UF/10V C731 C727 C730 C729 C728 2 2 2 2 2 2 L29 31-481069-900G 0.1UF/16V 0.1UF/16V 1 2 3VS 4 1 1 4 L31 31-461049-940G U19 BEAD/120_600mA 1 2 C365 C363 1 1 45 0.1UF/16V 10UF/10V BEAD/120_600mA 2 2 35 VDDCPU 39 VDDSRC VDDA C392 C390 32 38 LAN-CLK+ R356 1 2 49.9_1% VDDATI GNDA 4.7UF/10V 0.1UF/16V 21 LAN-CLK- R357 1 2 49.9_1% 2 2 VDDSRC 14 CLK-CPU+ R305 1 2 49.9_1% 31-484759-900G VDDSRC 3VS 3 47 N-CLK-CPU+ R316 1 2 33 CLK-CPU- R306 1 2 49.9_1% VDD48 CPUCLKT0 CLK-CPU+ 4 L30 51 46 N-CLK-CPU- R317 1 2 33 NBCLK+ R298 1 2 49.9_1% VDDPCI CPUCLKC0 CLK-CPU- 4 1 2 56 43 N-NBCLK+ R318 1 2 33 NBCLK- R300 1 2 49.9_1% VDDREF CPUCLKT1 NBCLK+ 10 1 1 1 42 N-NBCLK- R319 1 2 33 SBLINK-CLK+ R302 1 2 49.9_1% BEAD/120_600mA CPUCLKC1 NBCLK- 10 44 41 SBLINK-CLK- R303 1 2 49.9_1% GNDCPU CPUCLKT2_ITP C367 C726 C725 36 40 SBSRC-CLK+ R350 1 2 49.9_1% GNDSRC CPUCLKC2_ITP 4.7UF/10V 0.1UF/16V 0.1UF/16V 31 SBSRC-CLK- R353 1 2 49.9_1% 2 2 2 26 GNDATI 34 R313 1 2 33 R354 1 2 49.9_1% N-SBLINK-CLK+ SBLINK-CLK+ 8 CLK-EXPRESS+ 20 GNDSRC SRCCLKT0 33 R314 1 2 33 R355 1 2 49.9_1% N-SBLINK-CLK- SBLINK-CLK- 8 CLK-EXPRESS- C373 15 GNDSRC SRCCLKC0 30 30-149991-990G GNDSRC ATIGCLKT0 1 2 XTAL-IN 5 29 49 GND ATIGCLKC0 27 33pF/50V 1 1 55 GNDPCI ATIGCLKT1 28 GND ATIGCLKC1 R327 24 N-SBRC-CLKP R337 1 2 33 SRCCLKT3 SBSRC-CLK+ 16 Y2 25 N-SBRC-CLKN R338 1 2 33 3 1M SRCCLKC3 SBSRC-CLK- 16 3 14.318MHz 1 22 N-LAN-CLK+ R343 1 2 33 EMI 30-001056-950G X1 SRCCLKT4 LAN-CLK+ 23 C388 35-143182-700G 23 N-LAN-CLK- R344 1 2 33 SRCCLKC4 LAN-CLK- 23 1 2 XTAL-OUT 2 18 N-GPP-CLK1+ R339 1 2 33 2 2 X2 SRCCLKT5 CLK-EXPRESS+ 26 19 N-GPP-CLK1- R340 1 2 33 LAN-CLK+ C183 1 2 22pF NA 33pF/50V SRCCLKC5 CLK-EXPRESS- 26 16 30-203306-990G LAN-CLK- C186 1 2 22pF NA 31-303306-940G SRCCLKT6 17 CLK-EXPRESS+ C395 1 2 22pF NA 30-000006-990G SRCCLKC6 12 C396 1 2 22pF NA R345 CLK-EXPRESS- 2 1 0 6 SRCCLKT7 13 C397 1 2 22pF NA 36 CLK-GEN-PWRGD# CLK-48M-USB R315 1 2 48 VTT_PWRGD#/PD SRCCLKC7 C361 1 2 22pF NA 16,36 CPU-STP# SB-OSCIN CPU_STOP# C360 1 2 22pF NA 30-000006-990G NB-OSC R347 1 2 7 50 R296 1 2 10K 12,13,17,26 SMB-CLK R348 1 2 8 SMBCLK CK410/PCICLK0 30-001036-950G 12,13,17,26 SMB-DATA SMBDAT 4 R360 1 2 33 USB_48MHz CLK-48M-USB 17 31-302206-940G 37 IREF 9 R361 2 1 4.7K FS_C CPU-BSEL2 4 1 53 R304 2 1 4.7K N-NB-OSC CPU-BSEL1 4 FS_B/REF1 54 R297 2 1 4.7K N-SB-OSCIN CPU-BSEL0 4 R312 10 FS_A/REF0 52 30-004726-950G 2 CLKREQA# 2 11 CLKREQA# TEST_SEL/REF2 475_1% 26 CLK-NEW-CARD-OE# CLKREQB# R308 1 2 33 30-147501-950G NB-OSC 10 R307 1 2 33 2 SB-OSCIN 17 RTM865T-300 10-000865-920G 2'nd source ICS951413 10-395141-920G 3VS FSC FSB FSA CPU SRC PCI REF LAYOUT NOTE: 1 0 1 100 100 33 14.31 2 0 0 1 133 100 33 14.31 1. Place Series termination resistor close 0 1 1 166 100 33 14.31 to CLK GEN. R362 0 1 0 200 100 33 14.31 0 0 0 266 100 33 14.31 10K 2. Route CPUCLK+/-, NBCLK+/-, ITPCLK+/-, NA 1 0 0 333 100 33 14.31 1 1 0 400 100 33 14.31 SCR+/- as different pair rule. CLKREQA# 1 1 1 1 RESV. 100 33 14.31 3. Put decoupling CAPS close to CLK GEN 2 EXT CLK Frequency Select Table power pin. R346 10K 1 1 1 ARIMA COMPUTER CORP. Project Name : Title : W340UI CLK GEN-ICS951461 VF-co-cc Size : Document Number : Rev : 02_CLOCK GENERATOR Custom 40GAB1230-B100 B Date:Wednesday, June 21, 2006 Sheet : 239of A B C D E A B C D E CPU Thermal 5VS 4 SYSTEM FAN 4 Sensor (220MA MAX LOADING) 3VS FAN 5VS 3VS 1 8 7 6 5 2 R700 CN607 1 RP600 100K 1 R325 CB604 2 1 10KX4 30-001046-950G 2 ACES85205-0300 10K FAN-PWR 3 0.1UF/16V 30-361034-870G 3 39-815003-020G 31-461049-940G 2 3 2 CN-85205-0300 THDA+4 1 2 3 4 1 1 D C670 U601 M612 PM-THRM# FAN-TACH0 30 1 8 F2-G 2 2200PF VDD SCLK KBC-TMCLK 30 G SI2304DS 2 7 3 18-002304-770G 2 KBC-TMDAT 30 3 D+ SDATA 6 S THDC-4 THERM-ALERT# 30 4 D- ALERT# 5 THERM# GND D 1 2 G781 G 10-007818-820G S M613 3 Device Address : 98h 3 RHU002N06 1 KBC-FANON0 30 18-000206-960G PM-THRM# 1.05VS 2 2 1 3VS R107 1K 30-001026-950G 1 2 R122 4.7K 2 30-004726-950G B 2 H-PROCHOT# 1 3 4 H-PROCHOT# 'E C SB460-H-PROCHOT# 17 Q4 MMBT3904 18-003904-900G 1 1 ARIMA COMPUTER CORP. Project Name : Title : W340UI CPU THERM SENSOR/FAN VF-co-cc Size : Document Number : Rev : 03_CPU THERMAL SENSIOR_FAN Custom 40GAB1230-B100 B Date:Wednesday, June 21, 2006 Sheet : 339of A B C D E A B C D E 1.05VS 1.05VS 1.05VS U604A 7 H-A#[31:3] H-A#3 J4 H1 U604B A3# ADS# H-ADS# 7 7 H-D#[63:0] H-D#[63:0] 7 H-A#4 L4 E2 H-D#0 E22 AA23 H-D#32 A4# BNR# H-BNR# 7 2 D0# D32# H-A#5 M3 G5 H-D#1 F24 AB24 H-D#33 ADDR GROUP0 H-BPRI# 7 K5 A5# BPRI# E26 D1# D33# V24 H-A#6 H-D#2 DATA GROUP0 H-D#34 A6# D2# D34# H-A#7 M1 H5 R253 2 H-D#3 H22 V26 H-D#35 A7# DEFER# H-DEFER# 7 1 D3# D35# H-A#8 N2 F21 H-D#4 F23 W25 H-D#36 A8# DRDY# H-DRDY# 7 200 D4# D36# H-A#9 J1 E1 R132 R252 H-D#5 G25 U23 H-D#37 A9# DBSY# H-DBSY# 7 D5# D37# H-A#10 N3 H-D#6 E25 U25 H-D#38 4 A10# 1 56 200 D6# D38# 4 H-A#11 P5 F1 H-D#7 E23 U22 H-D#39 A11# BR0# H-BR0# 7 30-105601-950G 30-002016-950G D7# D39# H-A#12 P2 NA H-D#8 K24 AB25 H-D#40 A12# 1 D8# D40# H-A#13 L1 D20 IERR# H-D#9 G24 W22 H-D#41 A13# IERR# 2 D9# D41# H-A#14 P4 B3 R702 2 1 H-D#10 J24 Y23 H-D#42 A14# INIT# SB-INIT# 16 D10# D42# H-A#15 P1 1 H-D#11 J23 AA26 H-D#43 R1 A15# H4 PAD57 H26 D11# D43# Y26 H-A#16 H-LOCK# 7 H-D#12 H-D#44 L2 A16# LOCK# R251 2 1 F26 D12# D44# Y22 7 H-ADSTB0# H-CPURST# 7 H-D#13 H-D#45 ADSTB#0 B1 HCPURST# K22 D13# D45# AC26 7 H-REQ#[4:0] H-RS#[2:0] 7 H-D#14 H-D#46 CONTROL RESET# D14# D46# H-REQ#0 K3 F3 H-RS#0 H-D#15 H25 DATA GROUP 2 AA24 H-D#47 REQ0# RS0# D15# D47# H-REQ#1 H2 F4 H-RS#1 H23 W24 REQ1# RS1# 7 H-DSTBN#0 DSTBN0# DSTBN2# H-DSTBN#2 7 H-REQ#2 K2 G3 H-RS#2 G22 Y25 REQ2# RS2# 7 H-DSTBP#0 DSTBP0# DSTBP2# H-DSTBP#2 7 H-REQ#3 J3 G2 J26 V23 REQ3# TRDY# H-TRDY# 7 7 H-DBI#0 DINV0# DINV2# H-DBI#2 7 H-REQ#4 L5 1.05VS REQ4# G6 H-D#16 N22 AC22 H-D#48 7 H-A#[31:3] HIT# H-HIT# 7 D16# D48# H-A#17 Y2 E4 H-D#17 K25 AC23 H-D#49 A17# HITM# H-HITM# 7 D17# D49# U5 1 1 1 P26 AB22 H-A#18 H-D#18 DATA GROUP1 H-D#50 A18# ADDR GROUP1 D18# D50# H-A#19 R3 AD4 BPM0 1 H-D#19 R23 AA21 H-D#51 A19# BPM#0 D19# D51# H-A#20 W6 AD3 BPM1 1 PAD114 R274 R272 R276 H-D#20 L25 AB21 H-D#52 A20# BPM#1 D20# D52# H-A#21 U4 AD1 BPM2 1 PAD117 H-D#21 L22 AC25 H-D#53 A21# BPM#2 54.9_1% 54.9_1% 54.9_1% D21# D53# H-A#22 Y5 AC4 BPM3 1 PAD106 H-D#22 L23 AD20 H-D#54 A22# BPM#3 D22# D54# H-A#23 U2 AC2 PRDY# 1 PAD111 30-154991-950G H-D#23 M23 AE22 H-D#55 A23# PRDY# 2 2 2 D23# D55# H-A#24 R4 AC1 PREQ# PAD108 H-D#24 P25 AF23 H-D#56 A24# PREQ# D24# D56# H-A#25 T5 AC5 HTCK 1 H-D#25 P22 AD24 H-D#57 A25# TCK D25# D57# H-A#26 T3 AA6 HTDI PAD123 H-D#26 P23 AE21 H-D#58 A26# TDI D26# D58# H-A#27 W3 AB3 HTDO 1 H-D#27 T24 AD21 H-D#59 A27# TDO D27# D59# H-A#28 W5 AB5 HTMS 1 PAD94 H-D#28 R24 AE25 H-D#60 A28# TMS D28# D60# H-A#29 Y4 AB6 HTRST# 1 PAD120 1.05VS H-D#29 L26 AF25 H-D#61 3 A29# TRST# D29# D61# 3 H-A#30 W2 C20 DBR# PAD118 H-D#30 T25 AF22 H-D#62 A30# XTP/ITP SIGNALS DBR# D30# D62# H-A#31 Y1 1 H-D#31 N24 DATA GROUP 3 AF26 H-D#63 V4 A31# D21 1 R273 2 54.9_1% M24 D31# D63# AD23 7 H-ADSTB1# H-PROCHOT# 3 7 H-DSTBN#1 H-DSTBN#3 7 ADSTB#1 PROCHOT# A24 R126 N25 DSTBN1# DSTBN3# AE24 THDA+ 3 7 H-DSTBP#1 H-DSTBP#3 7 SB-A20M# A6 THERMDA A25 1 R270 2 54.9_1% M26 DSTBP1# DSTBP3# AC20 16 SB-A20M# 1K1% 7 H-DBI#1 H-DBI#3 7 SB-FERR# A5 A20M# THERMDC THDC- 3 DINV1# DINV3# RJ604 16 SB-FERR# FERR# 30-110011-950G R127 SB-IGNNE# C4 THERM C7 R26 1 227.4_1%100ppm 30-127491-950G 16 SB-IGNNE# CPUCOMP0 1 IGNNE# THERMTRIP# CPUTRIP# 30 CPUTRIP# to ICH7&GMCH GTLREF0 AD26 COMP0 16 SB-STPCLK#-R1 2 GTLREF PAD67 1 no stub U26 CPUCOMP1 1 R130 2 54.9_1% A 2 COMP1 2 SB-STPCLK#-R D5 2 SB-INTR C6 STPCLK# A22 R106 1 R129 2 51 NA C26 U1 1 R278 2 16 SB-INTR CLK-CPU+ 2 CPUCOMP2 27.4_1%100ppm 3 B SB-NMI B4 LINT0 BCLK0 A21 C112 TEST1 COMP2 16 SB-STPCLK# 16 SB-NMI LINT1 BCLK1 CLK-CPU- 2 2K1% SB-SMI# A3 H CLK 1 R128 2 51 D25 V1 1 R277 2 54.9_1% 16 SB-SMI# 0.1UF/25V_X7R MISC CPUCOMP3 1 SMI# 1 30-120011-950G TEST2 COMP3 B 0JB_1 1 30-105106-950G PAD63 1 AA1 1 PAD35 E5 HDPRSTP# 1 HDPRSTP# 16,36 PAD104 1 AA4 RSVD01 T22 1 PAD29 DPRSTP# B5 HDPSLP# HDPSLP# 16,17 Modify 0606_EE PAD99 1 AB2 RSVD02 RSVD12 PAD22 B22 DPSLP# D24 HDPWR# CLOSE to CPU 2 CPU-BSEL0 HDPWR# 7 PAD119 1 AA3 RSVD03 B23 BSEL0 DPWR# D6 CPUPWRGD-R 2 1 2 CPU-BSEL1 CPUPWRGD 16 PAD116 1 M4 RSVD04 D2 1 C21 BSEL1 PWRGOOD D7 R698 PAD87 RSVD05 RSVD13 PAD95 2 CPU-BSEL2 BSEL2 SLP# H-SLP# 7,17 1 N5 F6 1 AE6 1
Recommended publications
  • Evolution of Microprocessor Performance

    Evolution of Microprocessor Performance

    EvolutionEvolution ofof MicroprocessorMicroprocessor PerformancePerformance So far we examined static & dynamic techniques to improve the performance of single-issue (scalar) pipelined CPU designs including: static & dynamic scheduling, static & dynamic branch predication. Even with these improvements, the restriction of issuing a single instruction per cycle still limits the ideal CPI = 1 Multiple Issue (CPI <1) Multi-cycle Pipelined T = I x CPI x C (single issue) Superscalar/VLIW/SMT Original (2002) Intel Predictions 1 GHz ? 15 GHz to ???? GHz IPC CPI > 10 1.1-10 0.5 - 1.1 .35 - .5 (?) Source: John P. Chen, Intel Labs We next examine the two approaches to achieve a CPI < 1 by issuing multiple instructions per cycle: 4th Edition: Chapter 2.6-2.8 (3rd Edition: Chapter 3.6, 3.7, 4.3 • Superscalar CPUs • Very Long Instruction Word (VLIW) CPUs. Single-issue Processor = Scalar Processor EECC551 - Shaaban Instructions Per Cycle (IPC) = 1/CPI EECC551 - Shaaban #1 lec # 6 Fall 2007 10-2-2007 ParallelismParallelism inin MicroprocessorMicroprocessor VLSIVLSI GenerationsGenerations Bit-level parallelism Instruction-level Thread-level (?) (TLP) 100,000,000 (ILP) Multiple micro-operations Superscalar /VLIW per cycle Simultaneous Single-issue CPI <1 u Multithreading SMT: (multi-cycle non-pipelined) Pipelined e.g. Intel’s Hyper-threading 10,000,000 CPI =1 u uuu u u Chip-Multiprocessors (CMPs) u Not Pipelined R10000 e.g IBM Power 4, 5 CPI >> 1 uuuuuuu u AMD Athlon64 X2 u uuuuu Intel Pentium D u uuuuuuuu u u 1,000,000 u uu uPentium u u uu i80386 u i80286
  • Intel® Core™ Microarchitecture • Wrap Up

    Intel® Core™ Microarchitecture • Wrap Up

    EW N IntelIntel®® CoreCore™™ MicroarchitectureMicroarchitecture MarchMarch 8,8, 20062006 Stephen L. Smith Bob Valentine Vice President Architect Digital Enterprise Group Intel Architecture Group Agenda • Multi-core Update and New Microarchitecture Level Set • New Intel® Core™ Microarchitecture • Wrap Up 2 Intel Multi-core Roadmap – Updates since Fall IDF 3 Ramping Multi-core Everywhere 4 All products and dates are preliminary and subject to change without notice. Refresher: What is Multi-Core? Two or more independent execution cores in the same processor Specific implementations will vary over time - driven by product implementation and manufacturing efficiencies • Best mix of product architecture and volume mfg capabilities – Architecture: Shared Caches vs. Independent Caches – Mfg capabilities: volume packaging technology • Designed to deliver performance, OEM and end user experience Single die (Monolithic) based processor Multi-Chip Processor Example: 90nm Pentium® D Example: Intel Core™ Duo Example: 65nm Pentium D Processor (Smithfield) Processor (Yonah) Processor (Presler) Core0 Core1 Core0 Core1 Core0 Core1 Front Side Bus Front Side Bus Front Side Bus *Not representative of actual die photos or relative size 5 Intel® Core™ Micro-architecture *Not representative of actual die photo or relative size 6 Intel Multi-core Roadmap 7 Intel Multi-core Roadmap 8 Intel® Core™ Microarchitecture Based Platforms Platform 2006 20072007 Caneland Platform (2007) MP Servers Tigerton (QC) (2007) Bensley Platform (Q2’06)/ Glidewell Platform (Q2’06) ) DP Servers/ Woodcrest (Q3’06) DP Workstation Clovertown (QC) (Q1’07) Kaylo Platform (Q3’06)/ Wyloway Platform (Q3 ’06) UP Servers/ Conroe (Q3’06) UP Workstation Kentsfield (QC) (Q1’07) Bridge Creek Platform (Mid’06) Desktop -Home Conroe (Q3’06) Kentsfield (QC) (Q1’07) Desktop -Office Averill Platform (Mid’06) Conroe (Q3’06) Mobile Client Napa Platform (Q1’06) Merom (2H’06) All products and dates are preliminary 9 Note: only Intel® Core™ microarchitecture QC refers to Quad-Core and subject to change without notice.
  • The Intel X86 Microarchitectures Map Version 2.0

    The Intel X86 Microarchitectures Map Version 2.0

    The Intel x86 Microarchitectures Map Version 2.0 P6 (1995, 0.50 to 0.35 μm) 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P5 (1993, 0.80 to 0.35 μm) NetBurst (2000 , 180 to 130 nm) Skylake (2015, 14 nm) Alternative Names: i686 Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: Pentium, 80586, 586, i586 Alternative Names: Pentium 4, Pentium IV, P4 Alternative Names: SKL (Desktop and Mobile), SKX (Server) Series: Pentium Pro (used in desktops and servers) • 16-bit data bus: 8086 (iAPX Series: Series: Series: Series: • Variant: Klamath (1997, 0.35 μm) 86) • Desktop/Server: i386DX Desktop/Server: P5, P54C • Desktop: Willamette (180 nm) • Desktop: Desktop 6th Generation Core i5 (Skylake-S and Skylake-H) • Alternative Names: Pentium II, PII • 8-bit data bus: 8088 (iAPX • Desktop lower-performance: i386SX Desktop/Server higher-performance: P54CQS, P54CS • Desktop higher-performance: Northwood Pentium 4 (130 nm), Northwood B Pentium 4 HT (130 nm), • Desktop higher-performance: Desktop 6th Generation Core i7 (Skylake-S and Skylake-H), Desktop 7th Generation Core i7 X (Skylake-X), • Series: Klamath (used in desktops) 88) • Mobile: i386SL, 80376, i386EX, Mobile: P54C, P54LM Northwood C Pentium 4 HT (130 nm), Gallatin (Pentium 4 Extreme Edition 130 nm) Desktop 7th Generation Core i9 X (Skylake-X), Desktop 9th Generation Core i7 X (Skylake-X), Desktop 9th Generation Core i9 X (Skylake-X) • Variant: Deschutes (1998, 0.25 to 0.18 μm) i386CXSA, i386SXSA, i386CXSB Compatibility: Pentium OverDrive • Desktop lower-performance: Willamette-128
  • Energy Per Instruction Trends in Intel® Microprocessors

    Energy Per Instruction Trends in Intel® Microprocessors

    Energy per Instruction Trends in Intel® Microprocessors Ed Grochowski, Murali Annavaram Microarchitecture Research Lab, Intel Corporation 2200 Mission College Blvd, Santa Clara, CA 95054 [email protected], [email protected] Abstract where throughput performance is the primary objective. In order to deliver high throughput performance within a Energy per Instruction (EPI) is a measure of the amount fixed power budget, a microprocessor must achieve low of energy expended by a microprocessor for each EPI. instruction that the microprocessor executes. In this It is important to note that MIPS/watt and EPI do not paper, we present an overview of EPI, explain the consider the amount of time (latency) needed to process factors that affect a microprocessor’s EPI, and derive a an instruction from start to finish. Other metrics such as MIPS 2/watt (related to energy•delay) and MIPS 3/watt historical comparison of the trends in EPI over multiple 2 generations of Intel microprocessors. We show that the (related to energy•delay ) assign increasing importance recent Intel® Pentium® M and Intel® Core™ Duo to the time required to process instructions, and are thus microprocessors achieve significantly lower EPI than used in environments in which latency performance is what would be expected from a continuation of historical the primary objective. trends. 2. What Determines EPI? 1. Introduction Consider a capacitor that is charged and discharged With the power consumption of recent desktop by a CMOS inverter as shown in Figure 1. microprocessors having reached 130 watts, power has emerged at the forefront of challenges facing the V microprocessor designer [1, 2].
  • 5 Microprocessors

    5 Microprocessors

    Color profile: Disabled Composite Default screen BaseTech / Mike Meyers’ CompTIA A+ Guide to Managing and Troubleshooting PCs / Mike Meyers / 380-8 / Chapter 5 5 Microprocessors “MEGAHERTZ: This is a really, really big hertz.” —DAVE BARRY In this chapter, you will learn or all practical purposes, the terms microprocessor and central processing how to Funit (CPU) mean the same thing: it’s that big chip inside your computer ■ Identify the core components of a that many people often describe as the brain of the system. You know that CPU CPU makers name their microprocessors in a fashion similar to the automobile ■ Describe the relationship of CPUs and memory industry: CPU names get a make and a model, such as Intel Core i7 or AMD ■ Explain the varieties of modern Phenom II X4. But what’s happening inside the CPU to make it able to do the CPUs amazing things asked of it every time you step up to the keyboard? ■ Install and upgrade CPUs 124 P:\010Comp\BaseTech\380-8\ch05.vp Friday, December 18, 2009 4:59:24 PM Color profile: Disabled Composite Default screen BaseTech / Mike Meyers’ CompTIA A+ Guide to Managing and Troubleshooting PCs / Mike Meyers / 380-8 / Chapter 5 Historical/Conceptual ■ CPU Core Components Although the computer might seem to act quite intelligently, comparing the CPU to a human brain hugely overstates its capabilities. A CPU functions more like a very powerful calculator than like a brain—but, oh, what a cal- culator! Today’s CPUs add, subtract, multiply, divide, and move billions of numbers per second.
  • The Intel X86 Microarchitectures Map Version 2.2

    The Intel X86 Microarchitectures Map Version 2.2

    The Intel x86 Microarchitectures Map Version 2.2 P6 (1995, 0.50 to 0.35 μm) 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P5 (1993, 0.80 to 0.35 μm) NetBurst (2000 , 180 to 130 nm) Skylake (2015, 14 nm) Alternative Names: i686 Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: Pentium, 80586, 586, i586 Alternative Names: Pentium 4, Pentium IV, P4 Alternative Names: SKL (Desktop and Mobile), SKX (Server) Series: Pentium Pro (used in desktops and servers) • 16-bit data bus: 8086 (iAPX Series: Series: Series: Series: • Variant: Klamath (1997, 0.35 μm) 86) • Desktop/Server: i386DX Desktop/Server: P5, P54C • Desktop: Willamette (180 nm) • Desktop: Desktop 6th Generation Core i5 (Skylake-S and Skylake-H) • Alternative Names: Pentium II, PII • 8-bit data bus: 8088 (iAPX • Desktop lower-performance: i386SX Desktop/Server higher-performance: P54CQS, P54CS • Desktop higher-performance: Northwood Pentium 4 (130 nm), Northwood B Pentium 4 HT (130 nm), • Desktop higher-performance: Desktop 6th Generation Core i7 (Skylake-S and Skylake-H), Desktop 7th Generation Core i7 X (Skylake-X), • Series: Klamath (used in desktops) 88) • Mobile: i386SL, 80376, i386EX, Mobile: P54C, P54LM Northwood C Pentium 4 HT (130 nm), Gallatin (Pentium 4 Extreme Edition 130 nm) Desktop 7th Generation Core i9 X (Skylake-X), Desktop 9th Generation Core i7 X (Skylake-X), Desktop 9th Generation Core i9 X (Skylake-X) • New instructions: Deschutes (1998, 0.25 to 0.18 μm) i386CXSA, i386SXSA, i386CXSB Compatibility: Pentium OverDrive • Desktop lower-performance: Willamette-128

  • Intel Mobile CPU Roadmap

    Intel Mobile CPU Roadmap 2004 2005 2006 2008 2009 2010 System Price 2007 TDP System CPU Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 2H Q4 Price Core2 Extreme Nehalem/Core 2 Clarksfield QX Quad-Core Quad core Boundary 2.xxGHz/ Calpella Extreme 4 cores/2 cores Penryn QC 8MB/PCIe 45W Extreme Boundary QX9300 (2.53GHz/ Montevina 4cores/PCIe x16 (55W) QC XE 12MB/FSB1066) $1000 Penryn 6M Merom 4M Core2 Extreme Core2 Quad Santa Rosa X9000(2.8GHz/ Penryn 6M Penryn QC Clarksfield 6MB/FSB800) 2.xxGHz/ X/Q Quad-Core Dual core 8MB/PCIe -45W Performance2 Extreme Yonah/Core 2 X7800 (2.6GHz/ X7900 (2.8GHz/ Q9100 (2.26GHz/ Calpella 2 cores/1 core Boundary 4MB/FSB800) 4MB/FSB800) X9100(3.06GHz/ 12MB/FSB1066) (55W) QC P2 Boundary Merom 4M Santa Rosa 6MB/FSB1066) Refresh $750 Montevina Napa Napa Refresh Merom 4M 2.xxGHz/ Clarksfield Quad-Core Dothan 533 Santa Rosa ?MB/PCIe 2.13GHz(770) 2.33GHz(T7600) Q9000 (2GHz/ Calpella Performance1 Yonah Dual-Core2M Core2 Duo 6MB/FSB1066) QC P1 T9500 (2.6GHz/ $34x Performance 2.16GHz(T2600) 2.33GHz(T2700) 6MB/FSB800) Penryn 6M Montevina 2.1GHz(765) T7700 (2.4GHz/ T7800 (2.6GHz/ T9600 (2.8GHz/ T9800 (2.93GHz/ T9900 (3.06GHz/ T Dual-Core 2.26GHz(780) 4MB/FSB800) 4MB/FSB800) 6MB/FSB1066) 6MB/FSB1066) 6MB/FSB1066) 35W Performance2 Core2 Duo (45W) DC P2 Core2 Duo $500 2GHz(760) 2GHz(T2500) Penryn 6M 35W Dual-Core Dothan 2.16GHz(T7400) 2GHz(755) Core Duo T9400 (2.53GHz/ T9550 (2.66GHz/ T9600 (2.8GHz/ Performance1 6MB/FSB1066) 6MB/FSB1066) 6MB/FSB1066) DC P1 2.13GHz(770) 2.16GHz(T2600) T9300 (2.5GHz/
  • Tuning IBM System X Servers for Performance

    Tuning IBM System X Servers for Performance

    Front cover Tuning IBM System x Servers for Performance Identify and eliminate performance bottlenecks in key subsystems Expert knowledge from inside the IBM performance labs Covers Windows, Linux, and VMware ESX David Watts Alexandre Chabrol Phillip Dundas Dustin Fredrickson Marius Kalmantas Mario Marroquin Rajeev Puri Jose Rodriguez Ruibal David Zheng ibm.com/redbooks International Technical Support Organization Tuning IBM System x Servers for Performance August 2009 SG24-5287-05 Note: Before using this information and the product it supports, read the information in “Notices” on page xvii. Sixth Edition (August 2009) This edition applies to IBM System x servers running Windows Server 2008, Windows Server 2003, Red Hat Enterprise Linux, SUSE Linux Enterprise Server, and VMware ESX. © Copyright International Business Machines Corporation 1998, 2000, 2002, 2004, 2007, 2009. All rights reserved. Note to U.S. Government Users Restricted Rights -- Use, duplication or disclosure restricted by GSA ADP Contents Notices . xvii Trademarks . xviii Foreword . xxi Preface . xxiii The team who wrote this book . xxiv Become a published author . xxix Comments welcome. xxix Part 1. Introduction . 1 Chapter 1. Introduction to this book . 3 1.1 Operating an efficient server - four phases . 4 1.2 Performance tuning guidelines . 5 1.3 The System x Performance Lab . 5 1.4 IBM Center for Microsoft Technologies . 7 1.5 Linux Technology Center . 7 1.6 IBM Client Benchmark Centers . 8 1.7 Understanding the organization of this book . 10 Chapter 2. Understanding server types . 13 2.1 Server scalability . 14 2.2 Authentication services . 15 2.2.1 Windows Server 2008 Active Directory domain controllers .
  • Specialty Processors ECE570 Winter 2008

    Specialty Processors ECE570 Winter 2008

    Specialty Processors ECE570 Winter 2008 Steve Meliza Matt Shuman Table of Contents Introduction..............................................................................................................................................3 Intel Core Processors..............................................................................................................................3 Instruction Execution Details:..........................................................................................................4 Memory:..........................................................................................................................................4 Unique Attributes and Design Choices:..........................................................................................5 GPU Processors......................................................................................................................................5 Instruction Execution Details:..........................................................................................................6 Memory/Architecture Details:..........................................................................................................7 Unique Attributes and Design Choices:..........................................................................................8 STI Cell Processors...............................................................................................................................10 Instruction Execution Details:........................................................................................................11
  • Intel's Core 2 Family

    Intel's Core 2 Family

    Intel’s Core 2 family - TOCK lines II Nehalem to Haswell Dezső Sima Vers. 3.11 August 2018 Contents • 1. Introduction • 2. The Core 2 line • 3. The Nehalem line • 4. The Sandy Bridge line • 5. The Haswell line • 6. The Skylake line • 7. The Kaby Lake line • 8. The Kaby Lake Refresh line • 9. The Coffee Lake line • 10. The Cannon Lake line 3. The Nehalem line 3.1 Introduction to the 1. generation Nehalem line • (Bloomfield) • 3.2 Major innovations of the 1. gen. Nehalem line 3.3 Major innovations of the 2. gen. Nehalem line • (Lynnfield) 3.1 Introduction to the 1. generation Nehalem line (Bloomfield) 3.1 Introduction to the 1. generation Nehalem line (Bloomfield) (1) 3.1 Introduction to the 1. generation Nehalem line (Bloomfield) Developed at Hillsboro, Oregon, at the site where the Pentium 4 was designed. Experiences with HT Nehalem became a multithreaded design. The design effort took about five years and required thousands of engineers (Ronak Singhal, lead architect of Nehalem) [37]. The 1. gen. Nehalem line targets DP servers, yet its first implementation appeared in the desktop segment (Core i7-9xx (Bloomfield)) 4C in 11/2008 1. gen. 2. gen. 3. gen. 4. gen. 5. gen. West- Core 2 Penryn Nehalem Sandy Ivy Haswell Broad- mere Bridge Bridge well New New New New New New New New Microarch. Process Microarchi. Microarch. Process Microarch. Process Process 45 nm 65 nm 45 nm 32 nm 32 nm 22 nm 22 nm 14 nm TOCK TICK TOCK TICK TOCK TICK TOCK TICK (2006) (2007) (2008) (2010) (2011) (2012) (2013) (2014) Figure : Intel’s Tick-Tock development model (Based on [1]) * 3.1 Introduction to the 1.
  • Importance of New Apple Computers

    Importance of New Apple Computers

    Importance of New Apple Computers Lorrin R. Garson OPCUG & PATACS December 12, 2020 © 2020 Lorrin R. Garson Rapidly Changing Scene •Some information will have changed within the past few days and even hours •Expect new developments over the next several months 2 A Short Prologue: Computer Systems I’ve Worked On •Alpha Microsystems* (late 1970s ➜ 1990s) •Various Unix systems (1980s ➜ 2000s) Active hypertext •Microsoft Windows (~1985 ➜ 2013) links •Apple Computers (~1986 ➜ 2020) * Major similarities to DEC PDP/11 3 Not me in disguise! No emotional attachment to any computer system 4 Short History of Apple CPUs •1976 Apple I & II; MOS 6502 •1977 Apple III; Synertek 6502B •1985 Macintosh; Motorola 68000 ✓ 68020, 68030 and 68030 •1994 Macintosh; PowerPC 601 ✓ 603, 604, G3, G4 and G5 5 History of Apple Hardware (CPUs) (cont.) •2006 Macintosh; Intel x86 ✓ Yonah, Core Penryn, Nehalem, Westmere, Sandy Bridge, Ivy Bridge, Haswell, Broadwell, Skylake, Kaby Lake, Coffee Lake, Ice Lake, Tiger Lake ✓ 2009 Apple dropped support for PowerPC •2020 Mac Computers; Apple Silicon 6 Terminology •“Apple Silicon” refers to Apple’s proprietary ARM- based hardware •Apple Silicon aka “System* on a Chip” aka “SoC” •“M1” name of the chip implementing Apple Silicon** * Not silicon on a chip ** The M1 is a “superset” of the iPhone A14 chip 7 ARM vs. x86 •ARM uses RISC architecture (Reduced Instruction Set Computing) ✓ Fugaku supercomputer (world’s fastest computer) •x86 uses CISC architecture (Complex Instruction Set Computing) ✓ Intel-based computers •ARM focuses
  • Intel Multi-Core Presentation

    Intel Multi-Core Presentation

    MultiMulti--CoreCore MicroprocessorMicroprocessor Chips:Chips: MotivationMotivation && ChallengesChallenges DileepDileep Bhandarkar,Bhandarkar, Ph.Ph. D.D. Architect at Large Digital Enterprise Group Intel Corporation May 2006 Copyright © 2006 Intel Corporation. 2006 Intel Distinguished Lecture Agenda yy SemiconductorSemiconductor TechnologyTechnology EvolutionEvolution yy DesignDesign ChallengesChallenges yy WhyWhy MultiMulti--CoreCore ProcessorProcessor Chips?Chips? yy Power/PerformancePower/Performance TradeTrade--OffsOffs yy CMPCMP DirectionsDirections yy BeyondBeyond CMPCMP yy SummarySummary ©2006, Intel Corporation Intel, the Intel logo, Pentium, Itanium and Xeon are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries *Other names and brands may be claimed as the property of others www.intel.com/education 2006 Intel Distinguished Lecture IntelIntel only:only: OnOn--timetime ““22--yearyear--cyclecycle”” 180nm 130nm 90nm 65nm 45nm Wafer Size (mm): 200 200/300 300 300 300 1st Production: 1999 2001 2003 2005 2007 Transistors: SiGe SiGe Interconnects: 100nm LG 70nm LG 50nm LG 35nm LG Details CoSi2 CoSi2 NiSi NiSi Coming! Strain Si Strain Si 6 Al 6 Cu 7 Cu 8 Cu SiOF SiOF Low-k Low-k 4545 nmnm LogicLogic ProcessProcess onon TrackTrack forfor DeliveryDelivery inin 20072007 Process Name P1262 P1264 P1266 P1268 Lithography 90 nm 65 nm 45 nm 32 nm 1st Production 2003 2005 2007 2009 Moore'sMoore's LawLaw continues!continues! IntelIntel continuescontinues toto developdevelop aa