DOCSLIB.ORG

Tuning IBM System X Servers for Performance

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Tuning IBM System X Servers for Performance Front cover Tuning IBM System x Servers for Performance Identify and eliminate performance bottlenecks in key subsystems Expert knowledge from inside the IBM performance labs Covers Windows, Linux, and VMware ESX David Watts Alexandre Chabrol Phillip Dundas Dustin Fredrickson Marius Kalmantas Mario Marroquin Rajeev Puri Jose Rodriguez Ruibal David Zheng ibm.com/redbooks International Technical Support Organization Tuning IBM System x Servers for Performance August 2009 SG24-5287-05 Note: Before using this information and the product it supports, read the information in “Notices” on page xvii. Sixth Edition (August 2009) This edition applies to IBM System x servers running Windows Server 2008, Windows Server 2003, Red Hat Enterprise Linux, SUSE Linux Enterprise Server, and VMware ESX. © Copyright International Business Machines Corporation 1998, 2000, 2002, 2004, 2007, 2009. All rights reserved. Note to U.S. Government Users Restricted Rights -- Use, duplication or disclosure restricted by GSA ADP Contents Notices . xvii Trademarks . xviii Foreword . xxi Preface . xxiii The team who wrote this book . xxiv Become a published author . xxix Comments welcome. xxix Part 1. Introduction . 1 Chapter 1. Introduction to this book . 3 1.1 Operating an efficient server - four phases . 4 1.2 Performance tuning guidelines . 5 1.3 The System x Performance Lab . 5 1.4 IBM Center for Microsoft Technologies . 7 1.5 Linux Technology Center . 7 1.6 IBM Client Benchmark Centers . 8 1.7 Understanding the organization of this book . 10 Chapter 2. Understanding server types . 13 2.1 Server scalability . 14 2.2 Authentication services . 15 2.2.1 Windows Server 2008 Active Directory domain controllers . 15 2.3 File servers . 17 2.4 Print servers . 18 2.5 Database servers . 18 2.6 E-mail servers . 20 2.7 Web servers . 21 2.7.1 Web 2.0 servers . 22 2.8 Groupware servers . 22 2.9 Multimedia server . 23 2.10 Communication server . 24 2.11 Terminal server . 25 2.12 Infrastructure servers . 26 2.12.1 DNS server . 26 2.12.2 DHCP server . 27 2.12.3 WINS server . 27 © Copyright IBM Corp. 1998, 2000, 2002, 2004, 2007, 2009. All rights reserved. iii 2.13 Virtualization servers . 28 2.14 High Performance Computing . 28 Chapter 3. Performance benchmarks for servers . 31 3.1 IBM and benchmarks . 32 3.1.1 The different kinds of benchmarks . 32 3.1.2 Why IBM runs benchmarks on System x servers . 33 3.2 The main industry standard benchmarks . 33 3.2.1 Types of information that benchmarks can provide . 34 3.2.2 System benchmarks . 35 3.2.3 Product-specific benchmarks . 39 3.2.4 Industry standard benchmark results on IBM System x . 40 3.3 Understanding IBM System x benchmarks . 41 Part 2. Server subsystems . 43 Chapter 4. Introduction to hardware technology . 45 4.1 Server subsystems . 46 Chapter 5. Energy efficiency . 49 5.1 Importance of finding an energy efficiency balance . 51 5.2 Server-level solutions . 53 5.2.1 Processors . 54 5.2.2 Memory . 60 5.2.3 Drives . 64 5.2.4 Fans . 64 5.2.5 Power supplies . 65 5.2.6 Operating systems . 68 5.2.7 Virtualization . 72 5.3 Rack-level solutions . 76 5.3.1 IBM products to manage energy efficiency . 76 5.3.2 IBM intelligent power distribution units . 81 5.3.3 Hardware consolidation. 82 5.4 Data center-level solutions . 84 5.5 Power and performance benchmarks . 88 5.5.1 The benchmark description. 88 5.5.2 The benchmark methodology . 89 5.6 Resources . 91 Chapter 6. Processors and cache subsystem . 93 6.1 Processor technology . 94 6.2 Intel Xeon processors . 94 6.2.1 Dual-core processors . 95 6.2.2 Quad-core processors. 98 iv Tuning IBM System x Servers for Performance 6.2.3 Six-core processors . 101 6.2.4 Intel Core microarchitecture . 103 6.2.5 Intel Nehalem microarchitecture . 105 6.3 AMD Opteron processors . 109 6.3.1 AMD Revision F (1207 socket) Opteron . 109 6.3.2 AMD quad-core Barcelona . 111 6.3.3 AMD quad-core Shanghai. 112 6.3.4 Opteron split-plane . 112 6.3.5 IBM CPU passthru card . 113 6.4 64-bit computing . 116 6.5 Processor performance . 122 6.5.1 Comparing.
Load more

Recommended publications
  • Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling
    Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling Brinda Ganesh†, Aamer Jaleel‡, David Wang†, and Bruce Jacob† †University of Maryland, College Park, MD ‡VSSAD, Intel Corporation, Hudson, MA {brinda, blj}@eng.umd.edu Abstract Consequently the maximum number of DIMMs per channel in Performance gains in memory have traditionally been successive DRAM generations has been decreasing. SDRAM obtained by increasing memory bus widths and speeds. The channels have supported up to 8 DIMMs of memory, some diminishing returns of such techniques have led to the types of DDR channels support only 4 DIMMs, DDR2 channels proposal of an alternate architecture, the Fully-Buffered have but 2 DIMMs, and DDR3 channels are expected to support DIMM. This new standard replaces the conventional only a single DIMM. In addition the serpentine routing required for electrical path-length matching of the data wires becomes memory bus with a narrow, high-speed interface between the challenging as bus widths increase. For the bus widths of today, memory controller and the DIMMs. This paper examines the motherboard area occupied by a single channel is signifi- how traditional DDRx based memory controller policies for cant, complicating the task of adding capacity by increasing the scheduling and row buffer management perform on a Fully- number of channels. To address these scalability issues, an alter- Buffered DIMM memory architecture. The split-bus nate DRAM technology, the Fully Buffered Dual Inline Mem- architecture used by FBDIMM systems results in an average ory Module (FBDIMM) [2] has been introduced. improvement of 7% in latency and 10% in bandwidth at The FBDIMM memory architecture replaces the shared par- higher utilizations.
    [Show full text]
  • VIA RAID Configurations
    VIA RAID configurations The motherboard includes a high performance IDE RAID controller integrated in the VIA VT8237R southbridge chipset. It supports RAID 0, RAID 1 and JBOD with two independent Serial ATA channels. RAID 0 (called Data striping) optimizes two identical hard disk drives to read and write data in parallel, interleaved stacks. Two hard disks perform the same work as a single drive but at a sustained data transfer rate, double that of a single disk alone, thus improving data access and storage. Use of two new identical hard disk drives is required for this setup. RAID 1 (called Data mirroring) copies and maintains an identical image of data from one drive to a second drive. If one drive fails, the disk array management software directs all applications to the surviving drive as it contains a complete copy of the data in the other drive. This RAID configuration provides data protection and increases fault tolerance to the entire system. Use two new drives or use an existing drive and a new drive for this setup. The new drive must be of the same size or larger than the existing drive. JBOD (Spanning) stands for Just a Bunch of Disks and refers to hard disk drives that are not yet configured as a RAID set. This configuration stores the same data redundantly on multiple disks that appear as a single disk on the operating system. Spanning does not deliver any advantage over using separate disks independently and does not provide fault tolerance or other RAID performance benefits. If you use either Windows® XP or Windows® 2000 operating system (OS), copy first the RAID driver from the support CD to a floppy disk before creating RAID configurations.
    [Show full text]
  • A Basic Design Approach to Clean Room
    www.PDHcenter.com PDH Course M143 www.PDHonline.org A Basic Design Guide for Clean Room Applications Course Content PART – I OVERVIEW Clean rooms are defined as specially constructed, environmentally controlled enclosed spaces with respect to airborne particulates, temperature, humidity, air pressure, airflow patterns, air motion, vibration, noise, viable (living) organisms, and lighting. Particulate control includes: !" Particulate and microbial contamination !" Particulate concentration and dispersion “Federal Standard 209E” defines a clean room as a room in which the concentration of airborne particles is controlled to specified limits. “British Standard 5295” defines a clean room as a room with control of particulate contamination, constructed and used in such a way as to minimize the introduction, generation and retention of particles inside the room and in which the temperature, humidity, airflow patterns, air motion and pressure are controlled. Today, many manufacturing processes require that spaces be designed to control particulate and microbial contamination while maintaining reasonable installation and operating costs. Clean rooms are typically used in manufacturing, packaging, and research facilities associated with these industries: 1. Semiconductor: This industry drives the state of the art clean room design, and this industry accounts for a significant number of all operating clean rooms. 2. Pharmaceutical: Clean rooms control living particles that would produce undesirable bacterial growth in the preparation of biological, pharmaceutical, and other medical products as well as in genetic engineering research. Page 1 of 61 www.PDHcenter.com PDH Course M143 www.PDHonline.org 3. Aerospace: The manufacturing and assembling of aerospace electronics, missiles and satellites were the first application of clean rooms.
    [Show full text]
  • United States Patent (10) Patent N0.: US 7,290,102 B2 Lubbers Et A]
    US007290102B2 (12) United States Patent (10) Patent N0.: US 7,290,102 B2 Lubbers et a]. (45) Date of Patent: Oct. 30, 2007 (54) POINT IN TIME STORAGE COPY 5,184,281 A 2/1993 Samarov et al. 5,513,314 A 4/1996 Kandasamy et al. (75) Inventors: Clark E. Lubbers, Colorado Springs, 5,815,371 A 9/ 1998 Jeiffies et a1~ CO (US); James M. Reiser, Colorado 5,815,649 A 9/1998 Utter et al' Springs’ CO (Us); Anuja Korgaonkars 5,822,777 A 10/1998 Les-hem et al. Colorado Springs CO Randy L 5,832,222 A 11/1998 DZladosZ et al. Roberson New £30m Richeg/ FL (US)_' 5,835,700 A 11/1998 Carbonneau et al. ’ ’ ’ 5,923,876 A 7/1999 Teague Robert G- Bean, Monument, CO (Us) 5,987,622 A 11/1999 L0 Verso et al. 5,996,089 A 11/1999 Mann et a1. (73) Assignee: Hewlett-Packard Development 6,033,639 A 3/2000 Schmidt et a1, Company, LP, Houston, TX (US) (Continued) ( * ) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 OTHER PUBLICATIONS U-S-C- 154(1)) by 360 days- Smart Storage Inc., “SmartStor In?NetTM; Virtual Storage for Today’s E-economy,” Sep. 2000. (21) Appl. N0.: 11/081,061 _ (Contlnued) (22) Filed: Mar‘ 15’ 2005 Primary ExaminerAiary Portka (65) Prior Publication Data (57) ABSTRACT US 2005/0160243 A1 Jul. 21, 2005 A storage system permits Virtual storage of user data by Related US. Application Data implementing a logical disk mapping structure that provides (63) Continuation of application NO‘ 10/080 961 ?led on access to user data stored on physical storage media and Oct 22 2001 HOW Pat NO 6 915 392 Winch is a methods for generating point-in-time copies, or snapshots, con?nue’ltion_il’l_ an of 2'‘ li'cat’ion ’NO ’09/872 597 of logical disks.
    [Show full text]
  • D:\Documents and Settings\Steph
    P45D3 Platinum Series MS-7513 (v1.X) Mainboard G52-75131X1 i Copyright Notice The material in this document is the intellectual property of MICRO-STAR INTERNATIONAL. We take every care in the preparation of this document, but no guarantee is given as to the correctness of its contents. Our products are under continual improvement and we reserve the right to make changes without notice. Trademarks All trademarks are the properties of their respective owners. NVIDIA, the NVIDIA logo, DualNet, and nForce are registered trademarks or trade- marks of NVIDIA Corporation in the United States and/or other countries. AMD, Athlon™, Athlon™ XP, Thoroughbred™, and Duron™ are registered trade- marks of AMD Corporation. Intel® and Pentium® are registered trademarks of Intel Corporation. PS/2 and OS®/2 are registered trademarks of International Business Machines Corporation. Windows® 95/98/2000/NT/XP/Vista are registered trademarks of Microsoft Corporation. Netware® is a registered trademark of Novell, Inc. Award® is a registered trademark of Phoenix Technologies Ltd. AMI® is a registered trademark of American Megatrends Inc. Revision History Revision Revision History Date V1.0 First release for PCB 1.X March 2008 (P45D3 Platinum) Technical Support If a problem arises with your system and no solution can be obtained from the user’s manual, please contact your place of purchase or local distributor. Alternatively, please try the following help resources for further guidance. Visit the MSI website for FAQ, technical guide, BIOS updates, driver updates, and other information: http://global.msi.com.tw/index.php? func=faqIndex Contact our technical staff at: http://support.msi.com.tw/ ii Safety Instructions 1.
    [Show full text]
  • HP 9100 a - First PC? 2 up in the Finished Spot
    Volunteer Information Exchange Sharing what we know with those we know Volume 1 Number 14 September 4, 2011 Contribute To The VIE Questions These questions need your answers The 55 th anniversary of RAMAC, the first ever hard drive, is coming up Sept. 4, 13, Q: The Hollerith sorter has 26 slots. 24 of those are or 14, depending on your definition of under control of the tabulator. Two have manual announcement. So we'll feature that handles, and are not controlled by the tabulator. Tim game-changing device in this issue. Robinson asks, “Does anyone know what those two manually operated slots are for?” Do you have a favorite artifact, one that you know a great deal about? One that Q: I know that when Xerox PARC gave extensive you know a great story about? demos of the Alto computer, windows user interface, etc. to Xerox executives in Rochester, NY, the execs Help us ensure that all those stories are were not impressed, but (some of) their wives were. passed along. Contribute to the VIE. My question is: I heard that one of those wives later Jim Strickland [email protected] started a high tech company. Who, what company, was it successful, and did they use anything from PARC? Kim Harris This question was anwered by Al Kossow What if error messages were Q: A visitor told me that the speech given by the giant written in Haiku style? head in the Macintosh 1984 superbowl commercial was actually excerpted from a speech given by an IBM The Web site you seek executive.
    [Show full text]
  • United States Securities and Exchange Commission Washington, D.C
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION WASHINGTON, D.C. 20549 FORM 8-K CURRENT REPORT PURSUANT TO SECTION 13 OR 15 (d) OF THE SECURITIES EXCHANGE ACT OF 1934 Date of Report: April 20, 2015 (Date of earliest event reported) INTERNATIONAL BUSINESS MACHINES CORPORATION (Exact name of registrant as specified in its charter) New York 1-2360 13 -0871985 (State of Incorporation) (Commission File Number) (IRS employer Identification No.) ARMONK, NEW YORK 10504 (Address of principal executive offices) (Zip Code) 914-499-1900 (Registrant’s telephone number) Check the appropriate box below if the Form 8-K filing is intended to simultaneously satisfy the filing obligation of the registrant under any of the following provisions: § Written communications pursuant to Rule 425 under the Securities Act (17 CFR 230.425) § Soliciting material pursuant to Rule 14a-12 under the Exchange Act (17 CFR 240.14a-12) § Pre-commencement communications pursuant to Rule 14d-2(b) under the Exchange Act (17 CFR 240.14d-2(b)) § Pre-commencement communications pursuant to Rule 13e-4(c) under the Exchange Act (17 CFR 240.13e-4(c)) Item 2.02. Results of Operations and Financial Condition. Attachment I of this Form 8-K contains the prepared remarks for IBM’s Chief Financial Officer Martin Schroeter’s first quarter earnings presentation to investors on April 20, 2015, as well as certain comments made by Mr. Schroeter during the question and answer period, edited for clarity. Attachment II contains Slide 23 from Mr. Schroeter’s first quarter earnings presentation corrected for mislabeled rows. Certain reconciliation and other information (“Non-GAAP Supplemental Materials”) for this presentation was included in Attachment II to the Form 8-K that IBM submitted on April 20, 2015, which included IBM’s press release dated April 20, 2015.
    [Show full text]
  • The Nutanix Design Guide
    The FIRST EDITION Nutanix Design Guide Edited by AngeloLuciani,VCP By Nutanix, RenévandenBedem, incollaborationwith NPX,VCDX4,DECM-EA RoundTowerTechnologies Table of Contents 1 Foreword 3 2 Contributors 5 3 Acknowledgements 7 4 Using This Book 7 5 Introduction To Nutanix 9 6 Why Nutanix? 17 7 The Nutanix Eco-System 37 8 Certification & Training 43 9 Design Methodology 49 & The NPX Program 10 Channel Charter 53 11 Mission-Critical Applications 57 12 SAP On Nutanix 69 13 Hardware Platforms 81 14 Sizer & Collector 93 15 IBM Power Systems 97 16 Remote Office, Branch Office 103 17 Xi Frame & EUC 113 Table of Contents 18 Xi IoT 121 19 Xi Leap, Data Protection, 133 DR & Metro Availability 20 Cloud Management 145 & Automation: Calm, Xi Beam & Xi Epoch 21 Era 161 22 Karbon 165 23 Acropolis Security & Flow 169 24 Files 193 25 Volumes 199 26 Buckets 203 27 Prism 209 28 Life Cycle Manager 213 29 AHV 217 30 Move 225 31 X-Ray 229 32 Foundation 241 33 Data Center Facilities 245 34 People & Process 251 35 Risk Management 255 The Nutanix Design Guide 1 Foreword Iamhonoredtowritethisforewordfor‘TheNutanixDesignGuide’. Wehavealwaysbelievedthatcloudwillbemorethanjustarented modelforenterprises.Computingwithintheenterpriseisnuanced, asittriestobalancethefreedomandfriction-freeaccessofthe publiccloudwiththesecurityandcontroloftheprivatecloud.The privateclouditselfisspreadbetweencoredatacenters,remoteand branchoffices,andedgeoperations.Thetrifectaofthe3laws–(a) LawsoftheLand(dataandapplicationsovereignty),(b)Lawsof Physics(dataandmachinegravity),and(c)LawsofEconomics
    [Show full text]
  • Architectural Techniques to Enhance DRAM Scaling
    Architectural Techniques to Enhance DRAM Scaling Submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical and Computer Engineering Yoongu Kim B.S., Electrical Engineering, Seoul National University Carnegie Mellon University Pittsburgh, PA June, 2015 Abstract For decades, main memory has enjoyed the continuous scaling of its physical substrate: DRAM (Dynamic Random Access Memory). But now, DRAM scaling has reached a thresh- old where DRAM cells cannot be made smaller without jeopardizing their robustness. This thesis identifies two specific challenges to DRAM scaling, and presents architectural tech- niques to overcome them. First, DRAM cells are becoming less reliable. As DRAM process technology scales down to smaller dimensions, it is more likely for DRAM cells to electrically interfere with each other’s operation. We confirm this by exposing the vulnerability of the latest DRAM chips to a reliability problem called disturbance errors. By reading repeatedly from the same cell in DRAM, we show that it is possible to corrupt the data stored in nearby cells. We demonstrate this phenomenon on Intel and AMD systems using a malicious program that generates many DRAM accesses. We provide an extensive characterization of the errors, as well as their behavior, using a custom-built testing platform. After examining various potential ways of addressing the problem, we propose a low-overhead solution that effec- tively prevents the errors through a collaborative effort between the DRAM chips and the DRAM controller. Second, DRAM cells are becoming slower due to worsening variation in DRAM process technology. To alleviate the latency bottleneck, we propose to unlock fine-grained paral- lelism within a DRAM chip so that many accesses can be served at the same time.
    [Show full text]
  • IBM Spectrum Scale CSI Driver for Container Persistent Storage
    Front cover IBM Spectrum Scale CSI Driver for Container Persistent Storage Abhishek Jain Andrew Beattie Daniel de Souza Casali Deepak Ghuge Harald Seipp Kedar Karmarkar Muthu Muthiah Pravin P. Kudav Sandeep R. Patil Smita Raut Yadavendra Yadav Redpaper IBM Redbooks IBM Spectrum Scale CSI Driver for Container Persistent Storage April 2020 REDP-5589-00 Note: Before using this information and the product it supports, read the information in “Notices” on page ix. First Edition (April 2020) This edition applies to Version 5, Release 0, Modification 4 of IBM Spectrum Scale. © Copyright International Business Machines Corporation 2020. Note to U.S. Government Users Restricted Rights -- Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp. iii iv IBM Spectrum Scale CSI Driver for Container Persistent Storage Contents Notices . vii Trademarks . viii Preface . ix Authors. ix Now you can become a published author, too . xi Comments welcome. xii Stay connected to IBM Redbooks . xii Chapter 1. IBM Spectrum Scale and Containers Introduction . 1 1.1 Abstract . 2 1.2 Assumptions . 2 1.3 Key concepts and terminology . 3 1.3.1 IBM Spectrum Scale . 3 1.3.2 Container runtime . 3 1.3.3 Container Orchestration System. 4 1.4 Introduction to persistent storage for containers Flex volumes. 4 1.4.1 Static provisioning. 4 1.4.2 Dynamic provisioning . 4 1.4.3 Container Storage Interface (CSI). 5 1.4.4 Advantages of using IBM Spectrum Scale storage for containers . 5 Chapter 2. Architecture of IBM Spectrum Scale CSI Driver . 7 2.1 CSI Component Overview. 8 2.2 IBM Spectrum Scale CSI driver architecture.
    [Show full text]
  • SIMD Extensions
    SIMD Extensions PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 12 May 2012 17:14:46 UTC Contents Articles SIMD 1 MMX (instruction set) 6 3DNow! 8 Streaming SIMD Extensions 12 SSE2 16 SSE3 18 SSSE3 20 SSE4 22 SSE5 26 Advanced Vector Extensions 28 CVT16 instruction set 31 XOP instruction set 31 References Article Sources and Contributors 33 Image Sources, Licenses and Contributors 34 Article Licenses License 35 SIMD 1 SIMD Single instruction Multiple instruction Single data SISD MISD Multiple data SIMD MIMD Single instruction, multiple data (SIMD), is a class of parallel computers in Flynn's taxonomy. It describes computers with multiple processing elements that perform the same operation on multiple data simultaneously. Thus, such machines exploit data level parallelism. History The first use of SIMD instructions was in vector supercomputers of the early 1970s such as the CDC Star-100 and the Texas Instruments ASC, which could operate on a vector of data with a single instruction. Vector processing was especially popularized by Cray in the 1970s and 1980s. Vector-processing architectures are now considered separate from SIMD machines, based on the fact that vector machines processed the vectors one word at a time through pipelined processors (though still based on a single instruction), whereas modern SIMD machines process all elements of the vector simultaneously.[1] The first era of modern SIMD machines was characterized by massively parallel processing-style supercomputers such as the Thinking Machines CM-1 and CM-2. These machines had many limited-functionality processors that would work in parallel.
    [Show full text]
  • IBM Storage Insights | Data Sheet
    Systems Hardware Data Sheet IBM Storage Insights | Data Sheet Optimize storage environments with Highlights predictive analytics delivered from IBM Cloud • Consolidate management for on-premises and cloud The value of data is growing, yet visibility into today’s storage storage from IBM Cloud environments can be foggy and unclear—the result of • Use predictive analytics to expanding IT complexity, escalating user demands and gain insights that can exponential data growth. Many IT organizations lack a true reduce storage cost understanding of their storage infrastructure, negatively • Experience proactive impacting their ability to make informed decisions and support, open support causing storage utilization rates to hover around 50 percent.1 tickets and speed Manual storage management processes and the rapid resolution deployments of mobile, social, analytics and cloud IT models • Avoid the upfront cost and compound the challenges. With the cost of managing storage complexity of on-premises infrastructures significantly higher than the cost of solutions purchasing storage capacity, organizations need new • Provide flexibility with no approaches to managing their environments. long-term commitment To meet this need, IBM® Storage Insights combines analytics • Deploy IBM Storage leadership and a rich history of storage management Insights at no cost expertise with a cloud-based delivery model, enabling you to: Accurately identify and categorize storage assets Monitor capacity and performance from the storage consumers’ perspective—including
    [Show full text]