DOCSLIB.ORG

OVERVIEW Intel Corporation Is an American Multinational Corporation

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
OVERVIEW Intel Corporation Is an American Multinational Corporation OVERVIEW ⌂ Introduced April 1, 1974. ⌂ Intel Corporation is an American multinational corporation headquartered in ⌂ 10 times faster than 8008. Santa Clara, California. ⌂ Used in the Altair 8800, Traffic light controller, cruise missile. ⌂ It is the inventor of the x86 series of microprocessors, the processors found in ⌂ Characteristics most personal computers. • 6 mm process ⌂ Intel Corporation, founded on July 18, 1968, is a portmanteau of • 4500 transistors Integrated Electronics (the fact that "intel" is the term for intelligence • 2 MHz information also made the name appropriate). • 8-bit word size ⌂ Intel sells its products and solutions to original equipment manufacturers • 40-pin DIP package (OEMs) and original design manufacturers (ODMs). Intel 8086/8088 ⌂ The 80486 architecture, for example, supports clock rates of from 33 to 66 ⌂ A 16 bit processors Introduced June 8, 1978(8086) and Introduced June 1, MHz. 1979(8088). ⌂ Because Intel discovered that it couldn't trademark its CPU numbers, it shifted ⌂ First used in the Compaq Deskpro IBM PC-compatible computers. Later used to a naming scheme, starting with the Pentium processors. Intel's sixth- in portable computing, and in the IBM PS/2 Model 25 and Model 30. Also generation chip is called the Pentium Pro. used in the AT&T PC6300 / Olivetti M24, a popular IBM PC-compatible HISTORY (predating the IBM PS/2 line). ⌂ Intel was originally founded in Mountain View, California in 1968 by Gordon E. ⌂ NASA used original 8086 CPUs on equipment for ground-based maintenance Moore, Robert Noyce, Arthur Rock and Max Palevsky. of the Space Shuttle Discovery until the end of the space shuttle program in ⌂ Intel's third employee was Andy Grove, a chemical engineer, who later ran the 2011. company through much of the 1980s and the high-growth 1990s. ⌂ The first x86 CPU. ⌂ INTEL grown from three man start up in 1968 to industrial grant by 1981. ⌂ Characteristics ⌂ It had 20,000 employees & $ 188 million revenue. • 3 mm process ⌂ Intel was distinguished by its ability to make semiconductors. • 29k transistors ⌂ In 1969, was the 3101 Schottky TTL bipolar 64-bit static random-access • 5-10 MHz memory (SRAM). • 16-bit word size ⌂ In the same year Intel also produced the 3301 Schottky bipolar 1024- • 40-pin DIP package bit readOnly memory (ROM) and the first commercial metal–oxide– Intel 80286 semiconductor field-effect transistor (MOSFET) silicon gate SRAM chip, the ⌂ Introduced February 2, 1982. 256-bit 1101. ⌂ Widely used in IBM-PC AT and AT clones contemporary to it. Acquisitions ⌂ It could execute 4 million instructions per second. ⌂ On August 19, 2010, Intel announced that it planned to purchase McAfee. ⌂ Characteristics ⌂ On August 30, 2010, Intel and Infineon Technologies announced that Intel • 1.5 mm process would acquire Infineon's Wireless Solutions business. • 134k transistors ⌂ In March 2011, Intel bought most of the assets of Cairo-based SySDSoft. • 6-12 MHz ⌂ In July 2011, Intel announced that it had agreed to acquire Fulcrum • 16-bit word size Microsystems Inc. • 68-pin PGA ⌂ On October 1, 2011, Intel reached a deal to acquire Telmap. Intel iAPX 432 ⌂ In July 2012, Intel Corporation agreed to buy 10 percent shares of ASML ⌂ Introduced January 1, 1981 as Intel's first 32-bit microprocessor Holding NV. ⌂ Multi-chip CPU; Intel's first 32-bit microprocessor ⌂ The acquisition of a Spanish natural language recognition startup named ⌂ Object/capability architecture Indisys was announced on September 13, 2013. ⌂ Microcoded operating system primitives ⌂ In 2008, Intel spun off key assets of a solar startup business effort to form an ⌂ One terabyte virtual address space independent company, SpectraWatt Inc. However, as of 2011, SpectraWatt ⌂ Hardware support for fault tolerance has filed for bankruptcy. ⌂ Two-chip General Data Processor (GDP), consists of 43201 and 43202 ⌂ In February 2011, Intel announced plans to build a new microprocessor ⌂ 43203 Interface Processor (IP) interfaces to I/O subsystem manufacturing facility in Chandler, Arizona, which is expected to be completed ⌂ 43204 Bus Interface Unit (BIU) simplifies building multiprocessor systems in 2013, at a cost of $5 billion. ⌂ 43205 Memory Control Unit (MCU) ⌂ In April 2011, Intel began a pilot project with ZTE Corporation to produce ⌂ Architecture and execution unit internal data base paths 32 bit smartphones using the Intel Atom processor for China's domestic market. This ⌂ Clock rates: project is intended to challenge the domination of ARM processors in mobile • 5 MHz phones. • 7 MHz Intel 4004 • 8 MHz ⌂ first commercially available microprocessor created in 1971. Pentium ⌂ Originally designed to be used in Busicom calculator. ⌂ Introduced in 1993. ⌂ Federico Faggin the designer of Intel 4004. ⌂ It was also 32 bit microprocessor. ⌂ It was also 4 bit microprocessor. ⌂ It could execute 110 million instruction per second. ⌂ It was introduced in 1974. ⌂ It was originally named 80586. ⌂ Characteristics ⌂ Handles and processes more media types such as speech, sound , and . 10 mm process photographic images. 2300 transistors ⌂ Cache memory. 400 – 800 kHz ⌂ 8 KB for instruction. 4-bit word size ⌂ 8 KB for data. 16-pin DIP package Pentium Pro Intel 8008 ⌂ Introduced November 1, 1995 ⌂ An 8 bit microprocessor Introduced April 1, 1972. ⌂ Primarily used in server systems. ⌂ Originally intended for use in the Datapoint 2200 microcomputer. ⌂ Able to handle more instructions per clock cycle ⌂ Characteristics ⌂ Characteristics . 10 mm process • 0.6-0.18 mm process . 3500 transistors • 5.5M-28M transistors . 500 – 800 kHz • 166-1000 MHz . 8-bit word size • 32-bit word size . 18-pin DIP package • MCM / SECC . Intel 8080 Pentium II ⌂ Introduced May 7, 1997. 80486DX2 - Introduced March 3, 1992 ⌂ MMX (multimedia extent ion) technology was supported. 80486SL - Introduced November 9, 1992 ⌂ L2 cache & processor were on one circuit. 80486DX4 - Introduced March 7, 1994 ⌂ Better capable of handling video editing, sending media via the Internet, and . Pentium with MMX Technology - Introduced January 8, 1997 reprocessing music . Xeon - Introduced May 21, 2001 ⌂ By 1998, the Pentium began to climb in processing speeds up to 450 MHz. Celeron - Introduced April 15, 1998 ⌂ Characteristics ⌂ 64 bit processors • 0.6-0.18 mm process . Itanium-Released May 29, 2001 • 5.5M-28M transistors . Itanium 2-Released July 2002 • 166-1000 MHz . Core i3- Introduced January, 2010 • 32-bit word size . Core i5- Introduced September 8, 2009 • MCM / SECC Pentium III ARCHITECTURE ⌂ Introduced February 26, 1999. ⌂ It was also 32 bit MB. Moore’s Law states that the number of transistors on a chip will double ⌂ Its clock speed was 1GHZ. approximately every two years. Pentium IV ⌂ Introduced November 20, 2000. P5 Microarchitecture o System Bus clock rate 400 MHz ⌂ The Intel Pentium microprocessor was introduced on March 22, 1993 o SSE2 SIMD Extensions o Number of transistors 42 million P5, was Intel's fifth-generation and first superscalar IA-32 microarchitecture o Used in desktops and entry-level workstations o All internal connections were made from aluminum to copper. ⌂ Superscalar architecture — The Pentium has two datapaths (pipelines) that allow it to complete two instructions per clock cycle in many cases. o Today it’s reaching upwards to a remarkable 3GHz Intel Core P6 Microarchitecture ⌂ Introduced January 2006 ⌂ introduced in November 1995 ⌂ It was 32 bit or 64 bit microprocessor. ⌂ Pentium Pro, Pentium II, Pentium II Xeon, Pentium III, and Pentium III Xeon ⌂ It had two cores. microprocessors ⌂ It supported SMT technology. ⌂ The P6 architecture lasted three generations from the Pentium Pro to ⌂ SMT : Simultaneously Multi threading. Pentium III, and was widely known for low power consumption, excellent ⌂ E.g. : adobe Photoshop supported SMT. integer performance, and relatively high instructions per cycle (IPC) Intel Core II ⌂ Introduced July 27, 2006 P6 Variant Pentium M ⌂ It was 32 bit or 64 bit microprocessor. ⌂ Updated version of Pentium III's P6 microarchitecture designed from the ⌂ First multi-core Intel processor ground up for mobile computing ⌂ Has 291 Million transistors. ⌂ Realizing their new microarchitecture wasn't the best choice for the mobile Intel Core 7 space, Intel went back to the drawing board for a design that would be ⌂ Introduced January, 2011 optimally suited for this market segment. The result was a modernized P6 ⌂ -995 million transistors design called the Pentium M ⌂ 4 physical cores/8 threads ⌂ 32+32 Kb (per core) L1 cache P6 Variant Enhanced Pentium M ⌂ 256 Kb (per core) L2 cache ⌂ The Yonah CPU was launched in January 2006 under the Core brand. ⌂ 8 MB L3 cache ⌂ Single and dual-core mobile version were sold under the Core Solo, Core Duo, Other types of microprocessors and Pentium Dual-Core brands, and a server version was released as Xeon ⌂ The 8-bit processors LV. 8085 - Introduced March 1976 . Intel 8048 NetBurst microarchitecture . Intel 8051 ⌂ The NetBurst microarchitecture, called P68 inside Intel, was the successor to . Intel 80151 the P6 microarchitecture in the x86 family of CPUs made by Intel. Intel 80251 ⌂ The first CPU to use this architecture was the Willamette-core Pentium 4, ⌂ The bit-slice processor released on November 20, 2000 3000 Family - Introduced in the third quarter of 1974 ⌂ all subsequent Pentium 4 and Pentium D variants have also been based on ⌂ 16 Bit processors NetBurst. 80186 Introduced 1982 ⌂ L1 cache- 8 KB to 16 KB per core . 80188-6mhz ⌂ L2 cache- 128 KB to 2048 KB, 256 KB to 2048 KB (Xeon) . 80286 - Introduced February 2, 1982 ⌂ L3 cache- 4 MB to 16 MB shared It had 134,000 transistor ⌂ Features o . 24-bit address bus and was able to address up to 16 MB of RAM Hyper-Pipelined Technology o . ⌂ 32 Bit processorts Rapid Execution Engine . i960 aka 80960 - Introduced April 5, 1988 Execution Trace Cache . i860 aka 80860 - Introduced February 26, 1989 Front-Side Bus . Xscale - Introduced August 23, 2000 . 80386DX - Introduced October 17, 1985 Inter Core .
Load more

Recommended publications
  • Floating-Point Package for Intel 8008 and 8080 Microprocessors
    UCRL-51940 FLOATING-POINT PACKAGE FOR INTEL 8008 AND 8080 MICROPROCESSORS Michael D. Maples October 24, 1975 Prepared for U.S. Energy Research& Development Administration under contract No. W-7405-Eng-48 I_AV~=IENCE I_IVEFIMORE I.ABOFIATOFIY University ol Calilomia ~ Livermore ~ NOTICE .sponsored by tht: United $~ates G~ven~menl.Neilhe~ the United States nor the United ~tates I’:n,~rgy of their employees,IIOr lilly of their eorltl’ilctclrs~ warranty~ express t~r implied, or asstltlleS ~t]y legld liability or responsihilit y fnr the accuracy, apparatus, product or ])rc)eess disclosed, represents that its rise would IIt~l illl’r liege privlttely-owned rights." Printed in the United States of America Avai.] able from National Technical. information Service U.S. Department of Commerce 5285 Port Royal Road Springfield, Virginia 22151 Price: Printed Copy $ *; Microfiche $2.25 NTIS ""Pages _Sellin_.g Price 1-50 $4.00 51-150 $5.45 151-325 $7.60 326-500 $10.60 501.-1000 $13.60 DISCI.AlMBR This documeut was prepared as an account of work sponsored by an agency of the United States Gnvernment.Neither the United States Governmentnor the University of California nor any of their employees,makes any warranty, express or implied, or assumesany legal liability or responsibility for the accuracy, complete.aess, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use wouldnot infrioge privately ownedrights. Refarenceherein to any specific commercialproduct, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation,or favoring by the United States Govermnentor the University of California.
    [Show full text]
  • Intel® Architecture Instruction Set Extensions and Future Features Programming Reference
    Intel® Architecture Instruction Set Extensions and Future Features Programming Reference 319433-037 MAY 2019 Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifica- tions. Current characterized errata are available on request. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Intel does not guarantee the availability of these interfaces in any future product. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1- 800-548-4725, or by visiting http://www.intel.com/design/literature.htm. Intel, the Intel logo, Intel Deep Learning Boost, Intel DL Boost, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S.
    [Show full text]
  • Microcode Revision Guidance August 31, 2019 MCU Recommendations
    microcode revision guidance August 31, 2019 MCU Recommendations Section 1 – Planned microcode updates • Provides details on Intel microcode updates currently planned or available and corresponding to Intel-SA-00233 published June 18, 2019. • Changes from prior revision(s) will be highlighted in yellow. Section 2 – No planned microcode updates • Products for which Intel does not plan to release microcode updates. This includes products previously identified as such. LEGEND: Production Status: • Planned – Intel is planning on releasing a MCU at a future date. • Beta – Intel has released this production signed MCU under NDA for all customers to validate. • Production – Intel has completed all validation and is authorizing customers to use this MCU in a production environment.
    [Show full text]
  • "PCOM-B216VG-ECC.Pdf" (581 Kib)
    Intel® Arrandale processor based Type II COM Express module support ECC DDR3 SDRAM PCOM-B216VG-ECC with Gigabit Ethernet 204pin ECC DDR3 SODIMM socket ® Intel QM57 ® Intel Arrandale processor FEATURES GENERAL CPU & Package: Intel® 45nm Arrandale Core i7/i5/i3 or Celeron P4505 ® Processor The Intel Arrandale and QM57 platform processor up to 2.66 GHz with 4MB Cache in FC-BGA package with turbo boost technology to maximize DMI x4 Link: 4.8GT/s (Full-Duplex) CPU & Graphic performance Chipset/Core Logic Intel® QM57 ® Intel Arrandale platform support variously System Memory Up to 8GB ECC DDR3 800/1066 SDRAM on two SODIMM sockets powerful processor from ultra low power AMI BIOS to mainstream performance type BIOS Storage Devices SATA: Support four SATA 300 and one IDE Supports Intel® intelligent power sharing Expansion Interface VGA and LVDS technology to reduce TDP (Thermal Six PCI Express x1 Design Power) LPC & SPI Interface High definition audio interface ® ® Enhance Intel vPro efficiency by Intel PCI 82577LM GbE PHY and AMT6.0 Hardware Monitoring CPU Voltage and Temperature technology Power Requirement TBA Support two ECC DDR3 800/1066 SDRAM on Dimension Dimension: 125(L) x 95(W) mm two SODIMM sockets, up to 8GB memory size Environment Operation Temperature: 0~60 °C Storage Temperature: -20~80 °C Operation Humidity: 5~90% I/O ORDERING GUIDE MIO N/A IrDA N/A PCOM-B216VG-ECC ® Standard Ethernet One Intel 82577LM Gigabit Ethernet PHY Intel® Arrandale processor based Type II COM Express module with ECC DDR3 SDRAM and Audio N/A Gigabit Ethernet USB Eight USB ports Keyboard & Mouse N/A CPU Intel® Core i7-610E SV (4M Cache, 2.53 GHz) Support List Intel® Core i7-620LE LV (4M Cache, 2.00 GHz) Intel® Core i7-620UE ULV (4M Cache, 1.06 GHz) Intel® Core i5-520E SV (3M Cache, 2.40 GHz) Intel® Celeron P4505 SV (2M Cache, 1.86 GHz) DISPLAY Graphic Controller Intel® Arrandale integrated Graphics Media Accelerator (Gen 5.75 with 12 execution units) * Specifications are subject to change without notice.
    [Show full text]
  • 2Nd Generation Intel Core Processor Family with Intel 6 Series Chipset Development Kit User Guide
    2nd Generation Intel® Core™ Processor Family with Intel® 6 Series Chipset Development Kit User Guide March 2011 Document Number: 325208 About This Document INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Intel processor numbers are not a measure of performance.
    [Show full text]
  • Computer Organization and Architecture Designing for Performance Ninth Edition
    COMPUTER ORGANIZATION AND ARCHITECTURE DESIGNING FOR PERFORMANCE NINTH EDITION William Stallings Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montréal Toronto Delhi Mexico City São Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo Editorial Director: Marcia Horton Designer: Bruce Kenselaar Executive Editor: Tracy Dunkelberger Manager, Visual Research: Karen Sanatar Associate Editor: Carole Snyder Manager, Rights and Permissions: Mike Joyce Director of Marketing: Patrice Jones Text Permission Coordinator: Jen Roach Marketing Manager: Yez Alayan Cover Art: Charles Bowman/Robert Harding Marketing Coordinator: Kathryn Ferranti Lead Media Project Manager: Daniel Sandin Marketing Assistant: Emma Snider Full-Service Project Management: Shiny Rajesh/ Director of Production: Vince O’Brien Integra Software Services Pvt. Ltd. Managing Editor: Jeff Holcomb Composition: Integra Software Services Pvt. Ltd. Production Project Manager: Kayla Smith-Tarbox Printer/Binder: Edward Brothers Production Editor: Pat Brown Cover Printer: Lehigh-Phoenix Color/Hagerstown Manufacturing Buyer: Pat Brown Text Font: Times Ten-Roman Creative Director: Jayne Conte Credits: Figure 2.14: reprinted with permission from The Computer Language Company, Inc. Figure 17.10: Buyya, Rajkumar, High-Performance Cluster Computing: Architectures and Systems, Vol I, 1st edition, ©1999. Reprinted and Electronically reproduced by permission of Pearson Education, Inc. Upper Saddle River, New Jersey, Figure 17.11: Reprinted with permission from Ethernet Alliance. Credits and acknowledgments borrowed from other sources and reproduced, with permission, in this textbook appear on the appropriate page within text. Copyright © 2013, 2010, 2006 by Pearson Education, Inc., publishing as Prentice Hall. All rights reserved. Manufactured in the United States of America.
    [Show full text]
  • MBP4ASG41M-VS3.Pdf
    ASRock > G41M-VS3 Página 1 de 2 Home | Global / English [Change] About ASRock Products News Support Forum Download Awards Dealer Zone Where to Buy Products G41M-VS3 Motherboard Series »G41M-VS3 Translate »Overview & Specifications ■ Supports FSB1333/1066/800/533 MHz CPUs »Download ■ Supports Dual Channel DDR3 1333(OC) ■ Intel® Graphics Media Accelerator X4500, Pixel Shader 4.0, DirectX 10, Max. shared »Manual memory 1759MB »FAQ ■ EuP Ready »CPU Support List ■ Supports ASRock XFast RAM, XFast LAN, XFast USB Technologies ■ Supports Instant Boot, Instant Flash, OC DNA, ASRock OC Tuner (Up to 158% CPU »Memory QVL frequency increase) »Beta Zone ■ Supports Intelligent Energy Saver (Up to 20% CPU Power Saving) ■ Free Bundle : CyberLink DVD Suite - OEM and Trial; Creative Sound Blaster X-Fi MB - Trial This model may not be sold worldwide. Please contact your local dealer for the availability of this model in your region. Product Specifications General - LGA 775 for Intel® Core™ 2 Extreme / Core™ 2 Quad / Core™ 2 Duo / Pentium® Dual Core / Celeron® Dual Core / Celeron, supporting Penryn Quad Core Yorkfield and Dual Core Wolfdale processors - Supports FSB1333/1066/800/533 MHz CPU - Supports Hyper-Threading Technology - Supports Untied Overclocking Technology - Supports EM64T CPU - Northbridge: Intel® G41 Chipset - Southbridge: Intel® ICH7 - Dual Channel DDR3 memory technology - 2 x DDR3 DIMM slots - Supports DDR3 1333(OC)/1066/800 non-ECC, un-buffered memory Memory - Max. capacity of system memory: 8GB* *Due to the operating system limitation, the actual memory size may be less than 4GB for the reservation for system usage under Windows® 32-bit OS. For Windows® 64-bit OS with 64-bit CPU, there is no such limitation.
    [Show full text]
  • Class-Action Lawsuit
    Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 1 of 279 Steve D. Larson, OSB No. 863540 Email: [email protected] Jennifer S. Wagner, OSB No. 024470 Email: [email protected] STOLL STOLL BERNE LOKTING & SHLACHTER P.C. 209 SW Oak Street, Suite 500 Portland, Oregon 97204 Telephone: (503) 227-1600 Attorneys for Plaintiffs [Additional Counsel Listed on Signature Page.] UNITED STATES DISTRICT COURT DISTRICT OF OREGON PORTLAND DIVISION BLUE PEAK HOSTING, LLC, PAMELA Case No. GREEN, TITI RICAFORT, MARGARITE SIMPSON, and MICHAEL NELSON, on behalf of CLASS ACTION ALLEGATION themselves and all others similarly situated, COMPLAINT Plaintiffs, DEMAND FOR JURY TRIAL v. INTEL CORPORATION, a Delaware corporation, Defendant. CLASS ACTION ALLEGATION COMPLAINT Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 2 of 279 Plaintiffs Blue Peak Hosting, LLC, Pamela Green, Titi Ricafort, Margarite Sampson, and Michael Nelson, individually and on behalf of the members of the Class defined below, allege the following against Defendant Intel Corporation (“Intel” or “the Company”), based upon personal knowledge with respect to themselves and on information and belief derived from, among other things, the investigation of counsel and review of public documents as to all other matters. INTRODUCTION 1. Despite Intel’s intentional concealment of specific design choices that it long knew rendered its central processing units (“CPUs” or “processors”) unsecure, it was only in January 2018 that it was first revealed to the public that Intel’s CPUs have significant security vulnerabilities that gave unauthorized program instructions access to protected data. 2. A CPU is the “brain” in every computer and mobile device and processes all of the essential applications, including the handling of confidential information such as passwords and encryption keys.
    [Show full text]
  • Intel® Industrial Iot Workshop Security for Industrial Platforms
    Intel® Industrial IoT workshop Security for industrial platforms Gopi K. Agrawal Security Architect IOTG Technical Sales & Marketing Intel Corporation Legal © 2018 Intel Corporation No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at www.intel.com. Intel, the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure.
    [Show full text]
  • Broadwell Skylake Next Gen* NEW Intel NEW Intel NEW Intel Microarchitecture Microarchitecture Microarchitecture
    15 лет доступности IOTG is extending the product availability for IOTG roadmap products from a minimum of 7 years to a minimum of 15 years when both processor and chipset are on 22nm and newer process technologies. - Xeon Scalable (w/ chipsets) - E3-12xx/15xx v5 and later (w/ chipsets) - 6th gen Core and later (w/ chipsets) - Bay Trail (E3800) and later products (Braswell, N3xxx) - Atom C2xxx (Rangeley) and later - Не включает в себя Xeon-D (7 лет) и E5-26xx v4 (7 лет) 2 IOTG Product Availability Life-Cycle 15 year product availability will start with the following products: Product Discontinuance • Intel® Xeon® Processor Scalable Family codenamed Skylake-SP and later with associated chipsets Notification (PDN)† • Intel® Xeon® E3-12xx/15xx v5 series (Skylake) and later with associated chipsets • 6th Gen Intel® Core™ processor family (Skylake) and later (includes Intel® Pentium® and Celeron® processors) with PDNs will typically be issued no later associated chipsets than 13.5 years after component • Intel Pentium processor N3700 (Braswell) and later and Intel Celeron processors N3xxx (Braswell) and J1900/N2xxx family introduction date. PDNs are (Bay Trail) and later published at https://qdms.intel.com/ • Intel® Atom® processor C2xxx (Rangeley) and E3800 family (Bay Trail) and late Last 7 year product availability Time Last Last Order Ship Last 15 year product availability Time Last Last Order Ship L-1 L L+1 L+2 L+3 L+4 L+5 L+6 L+7 L+8 L+9 L+10 L+11 L+12 L+13 L+14 L+15 Years Introduction of component family † Intel may support this extended manufacturing using reasonably Last Time Order/Ship Periods Component family introduction dates are feasible means deemed by Intel to be appropriate.
    [Show full text]
  • Evolution of Microprocessor Performance
    EvolutionEvolution ofof MicroprocessorMicroprocessor PerformancePerformance So far we examined static & dynamic techniques to improve the performance of single-issue (scalar) pipelined CPU designs including: static & dynamic scheduling, static & dynamic branch predication. Even with these improvements, the restriction of issuing a single instruction per cycle still limits the ideal CPI = 1 Multiple Issue (CPI <1) Multi-cycle Pipelined T = I x CPI x C (single issue) Superscalar/VLIW/SMT Original (2002) Intel Predictions 1 GHz ? 15 GHz to ???? GHz IPC CPI > 10 1.1-10 0.5 - 1.1 .35 - .5 (?) Source: John P. Chen, Intel Labs We next examine the two approaches to achieve a CPI < 1 by issuing multiple instructions per cycle: 4th Edition: Chapter 2.6-2.8 (3rd Edition: Chapter 3.6, 3.7, 4.3 • Superscalar CPUs • Very Long Instruction Word (VLIW) CPUs. Single-issue Processor = Scalar Processor EECC551 - Shaaban Instructions Per Cycle (IPC) = 1/CPI EECC551 - Shaaban #1 lec # 6 Fall 2007 10-2-2007 ParallelismParallelism inin MicroprocessorMicroprocessor VLSIVLSI GenerationsGenerations Bit-level parallelism Instruction-level Thread-level (?) (TLP) 100,000,000 (ILP) Multiple micro-operations Superscalar /VLIW per cycle Simultaneous Single-issue CPI <1 u Multithreading SMT: (multi-cycle non-pipelined) Pipelined e.g. Intel’s Hyper-threading 10,000,000 CPI =1 u uuu u u Chip-Multiprocessors (CMPs) u Not Pipelined R10000 e.g IBM Power 4, 5 CPI >> 1 uuuuuuu u AMD Athlon64 X2 u uuuuu Intel Pentium D u uuuuuuuu u u 1,000,000 u uu uPentium u u uu i80386 u i80286
    [Show full text]
  • Conroe and Allendale Electrical, Mechanical, and Thermal
    Intel® Xeon® Processor 5500 Series Datasheet, Volume 1 March 2009 Document Number: 321321-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Intel® Xeon® Processor 5500 Series may contain design defects or errors known as errata which may cause the product to deviate from published specifications.Current characterized errata are available on request. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details. Over time processor numbers will increment based on changes in clock, speed, cache, FSB, or other features, and increments are not intended to represent proportional or quantitative increases in any particular feature.
    [Show full text]