DOCSLIB.ORG

Multiprocessing Contents

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Multiprocessing Contents Multiprocessing Contents 1 Multiprocessing 1 1.1 Pre-history .............................................. 1 1.2 Key topics ............................................... 1 1.2.1 Processor symmetry ...................................... 1 1.2.2 Instruction and data streams ................................. 1 1.2.3 Processor coupling ...................................... 2 1.2.4 Multiprocessor Communication Architecture ......................... 2 1.3 Flynn’s taxonomy ........................................... 2 1.3.1 SISD multiprocessing ..................................... 2 1.3.2 SIMD multiprocessing .................................... 2 1.3.3 MISD multiprocessing .................................... 3 1.3.4 MIMD multiprocessing .................................... 3 1.4 See also ................................................ 3 1.5 References ............................................... 3 2 Computer multitasking 5 2.1 Multiprogramming .......................................... 5 2.2 Cooperative multitasking ....................................... 6 2.3 Preemptive multitasking ....................................... 6 2.4 Real time ............................................... 7 2.5 Multithreading ............................................ 7 2.6 Memory protection .......................................... 7 2.7 Memory swapping .......................................... 7 2.8 Programming ............................................. 7 2.9 See also ................................................ 8 2.10 References .............................................. 8 3 Symmetric multiprocessing 9 3.1 Design ................................................ 9 3.2 History ................................................. 9 3.3 Uses .................................................. 10 3.4 Programming ............................................. 10 3.5 Performance ............................................. 10 i ii CONTENTS 3.6 Systems ................................................ 10 3.6.1 Entry-level systems ...................................... 10 3.6.2 Mid-level systems ...................................... 11 3.7 Alternatives .............................................. 11 3.8 See also ................................................ 11 3.9 References .............................................. 12 3.10 External links ............................................. 12 4 Asymmetric multiprocessing 13 4.1 Background and history ........................................ 13 4.2 Burroughs B5000 and B5500 ..................................... 13 4.3 CDC 6500 and 6700 ......................................... 14 4.4 DECsystem-1055 ........................................... 14 4.5 PDP-11/74 .............................................. 14 4.6 VAX-11/782 .............................................. 14 4.7 Univac 1108-II ............................................ 14 4.8 IBM System/370 model 168 ...................................... 14 4.9 See also ................................................ 14 4.10 Notes ................................................. 14 4.11 References ............................................... 15 4.12 External links ............................................. 15 5 Non-uniform memory access 16 5.1 Basic concept ............................................. 16 5.2 Cache coherent NUMA (ccNUMA) ................................. 17 5.3 NUMA vs. cluster computing ..................................... 17 5.4 Software support ........................................... 17 5.5 See also ................................................ 17 5.6 References ............................................... 18 5.7 External links ............................................. 18 6 Multi-core processor 19 6.1 Terminology .............................................. 20 6.2 Development .............................................. 20 6.2.1 Commercial incentives .................................... 20 6.2.2 Technical factors ....................................... 20 6.2.3 Advantages .......................................... 21 6.2.4 Disadvantages ......................................... 21 6.3 Hardware ............................................... 21 6.3.1 Trends ............................................. 21 6.3.2 Architecture .......................................... 22 6.4 Software effects ............................................ 22 CONTENTS iii 6.4.1 Licensing ........................................... 23 6.5 Embedded applications ........................................ 23 6.6 Hardware examples .......................................... 23 6.6.1 Commercial .......................................... 23 6.6.2 Free .............................................. 25 6.6.3 Academic ........................................... 25 6.7 Benchmarks .............................................. 25 6.8 Notes ................................................. 25 6.9 See also ................................................ 26 6.10 References ............................................... 26 6.11 External links ............................................. 26 7 Intel Atom (CPU) 27 7.1 History ................................................ 27 7.2 Instruction set architecture ...................................... 27 7.2.1 32-bit and 64-bit hardware support .............................. 27 7.2.2 Intel 64 software support ................................... 28 7.3 Availability .............................................. 28 7.4 Performance ............................................. 28 7.5 Bonnell microarchitecture ...................................... 28 7.6 Collaborations ............................................ 29 7.7 Competition .............................................. 29 7.8 See also ................................................ 29 7.9 Notes ................................................. 29 7.10 References .............................................. 31 7.11 External links ............................................. 31 8 Intel Core 32 8.1 Overview ............................................... 32 8.2 Enhanced Pentium M based ...................................... 32 8.2.1 Core Duo ........................................... 32 8.2.2 Core Solo ........................................... 32 8.3 64-bit Core microarchitecture based ................................. 33 8.3.1 Core 2 Solo .......................................... 33 8.3.2 Core 2 Duo .......................................... 33 8.3.3 Core 2 Quad ......................................... 33 8.3.4 Core 2 Extreme ........................................ 33 8.4 Nehalem microarchitecture based ................................... 33 8.4.1 Core i3 ............................................ 34 8.4.2 Core i5 ............................................ 34 8.4.3 Core i7 ............................................ 34 8.5 Sandy Bridge microarchitecture based ................................ 35 iv CONTENTS 8.5.1 Core i3 ............................................ 35 8.5.2 Core i5 ............................................ 35 8.5.3 Core i7 ............................................ 35 8.6 Ivy Bridge microarchitecture based .................................. 35 8.6.1 Core i3 ............................................ 35 8.6.2 Core i5 ............................................ 35 8.6.3 Core i7 ............................................ 35 8.7 Haswell microarchitecture based ................................... 35 8.7.1 Core i3 ............................................ 36 8.7.2 Core i5 ............................................ 36 8.7.3 Core i7 ............................................ 36 8.8 Broadwell microarchitecture based .................................. 36 8.8.1 Core i3 ............................................ 36 8.8.2 Core i5 ............................................ 36 8.8.3 Core i7 ............................................ 36 8.8.4 Core M ............................................ 36 8.9 See also ................................................ 36 8.10 References ............................................... 36 8.11 External links ............................................. 37 9 List of Intel Core i5 microprocessors 38 9.1 Desktop processors .......................................... 38 9.1.1 Nehalem microarchitecture (1st generation) ......................... 38 9.1.2 Westmere microarchitecture (1st generation) ........................ 38 9.1.3 Sandy Bridge microarchitecture (2nd generation) ...................... 38 9.1.4 Ivy Bridge microarchitecture (3rd generation) ........................ 39 9.1.5 Haswell microarchitecture (4th generation) ......................... 39 9.2 Mobile processors ........................................... 39 9.2.1 Westmere microarchitecture (1st generation) ........................ 39 9.2.2 Sandy Bridge microarchitecture (2nd generation) ...................... 40 9.2.3 Ivy Bridge microarchitecture (3rd generation) ........................ 40 9.2.4 Haswell microarchitecture (4th generation) ......................... 40 9.2.5 Broadwell microarchitecture (5th generation) ........................ 41 9.3 See also ................................................ 41 9.4 Notes ................................................. 41 9.5 References ............................................... 41 9.6 External links ............................................. 41 10 Pentium Dual-Core 42 10.1 Processor cores ...........................................
Load more

Recommended publications
  • China's Progress in Semiconductor Manufacturing Equipment
    MARCH 2021 China’s Progress in Semiconductor Manufacturing Equipment Accelerants and Policy Implications CSET Policy Brief AUTHORS Will Hunt Saif M. Khan Dahlia Peterson Executive Summary China has a chip problem. It depends entirely on the United States and U.S. allies for access to advanced commercial semiconductors, which underpin all modern technologies, from smartphones to fighter jets to artificial intelligence. China’s current chip dependence allows the United States and its allies to control the export of advanced chips to Chinese state and private actors whose activities threaten human rights and international security. Chip dependence is also expensive: China currently depends on imports for most of the chips it consumes. China has therefore prioritized indigenizing advanced semiconductor manufacturing equipment (SME), which chip factories require to make leading-edge chips. But indigenizing advanced SME will be hard since Chinese firms have serious weaknesses in almost all SME sub-sectors, especially photolithography, metrology, and inspection. Meanwhile, the top global SME firms—based in the United States, Japan, and the Netherlands—enjoy wide moats of intellectual property and world- class teams of engineers, making it exceptionally difficult for newcomers to the SME industry to catch up to the leading edge. But for a country with China’s resources and political will, catching up in SME is not impossible. Whether China manages to close this gap will depend on its access to five technological accelerants: 1. Equipment components. Building advanced SME often requires access to a range of complex components, which SME firms often buy from third party suppliers and then assemble into finished SME.
    [Show full text]
  • Microcode Revision Guidance August 31, 2019 MCU Recommendations
    microcode revision guidance August 31, 2019 MCU Recommendations Section 1 – Planned microcode updates • Provides details on Intel microcode updates currently planned or available and corresponding to Intel-SA-00233 published June 18, 2019. • Changes from prior revision(s) will be highlighted in yellow. Section 2 – No planned microcode updates • Products for which Intel does not plan to release microcode updates. This includes products previously identified as such. LEGEND: Production Status: • Planned – Intel is planning on releasing a MCU at a future date. • Beta – Intel has released this production signed MCU under NDA for all customers to validate. • Production – Intel has completed all validation and is authorizing customers to use this MCU in a production environment.
    [Show full text]
  • "PCOM-B216VG-ECC.Pdf" (581 Kib)
    Intel® Arrandale processor based Type II COM Express module support ECC DDR3 SDRAM PCOM-B216VG-ECC with Gigabit Ethernet 204pin ECC DDR3 SODIMM socket ® Intel QM57 ® Intel Arrandale processor FEATURES GENERAL CPU & Package: Intel® 45nm Arrandale Core i7/i5/i3 or Celeron P4505 ® Processor The Intel Arrandale and QM57 platform processor up to 2.66 GHz with 4MB Cache in FC-BGA package with turbo boost technology to maximize DMI x4 Link: 4.8GT/s (Full-Duplex) CPU & Graphic performance Chipset/Core Logic Intel® QM57 ® Intel Arrandale platform support variously System Memory Up to 8GB ECC DDR3 800/1066 SDRAM on two SODIMM sockets powerful processor from ultra low power AMI BIOS to mainstream performance type BIOS Storage Devices SATA: Support four SATA 300 and one IDE Supports Intel® intelligent power sharing Expansion Interface VGA and LVDS technology to reduce TDP (Thermal Six PCI Express x1 Design Power) LPC & SPI Interface High definition audio interface ® ® Enhance Intel vPro efficiency by Intel PCI 82577LM GbE PHY and AMT6.0 Hardware Monitoring CPU Voltage and Temperature technology Power Requirement TBA Support two ECC DDR3 800/1066 SDRAM on Dimension Dimension: 125(L) x 95(W) mm two SODIMM sockets, up to 8GB memory size Environment Operation Temperature: 0~60 °C Storage Temperature: -20~80 °C Operation Humidity: 5~90% I/O ORDERING GUIDE MIO N/A IrDA N/A PCOM-B216VG-ECC ® Standard Ethernet One Intel 82577LM Gigabit Ethernet PHY Intel® Arrandale processor based Type II COM Express module with ECC DDR3 SDRAM and Audio N/A Gigabit Ethernet USB Eight USB ports Keyboard & Mouse N/A CPU Intel® Core i7-610E SV (4M Cache, 2.53 GHz) Support List Intel® Core i7-620LE LV (4M Cache, 2.00 GHz) Intel® Core i7-620UE ULV (4M Cache, 1.06 GHz) Intel® Core i5-520E SV (3M Cache, 2.40 GHz) Intel® Celeron P4505 SV (2M Cache, 1.86 GHz) DISPLAY Graphic Controller Intel® Arrandale integrated Graphics Media Accelerator (Gen 5.75 with 12 execution units) * Specifications are subject to change without notice.
    [Show full text]
  • CUDA Particle-Based Fluid Simulation
    CUDA Particle-based Fluid Simulation Simon Green Overview Fluid Simulation Techniques CUDA particle simulation Spatial subdivision techniques Rendering methods Future © NVIDIA Corporation 2008 Fluid Simulation Techniques Various approaches: Grid based (Eulerian) Stable fluids Particle level set Particle based (Lagrangian) SPH (smoothed particle hydrodynamics) MPS (Moving-Particle Semi-Implicit) Height field FFT (Tessendorf) Wave propagation – e.g. Kass and Miller © NVIDIA Corporation 2008 CUDA N-Body Demo Computes gravitational attraction between n bodies Computes all n2 interactions Uses shared memory to reduce memory bandwidth 16K bodies @ 44 FPS x 20 FLOPS / interaction x 16K2 interactions / frame = 240 GFLOP/s GeForce 8800 GTX © NVIDIA Corporation 2008 Particle-based Fluid Simulation Advantages Conservation of mass is trivial Easy to track free surface Only performs computation where necessary Not necessarily constrained to a finite grid Easy to parallelize Disadvantages Hard to extract smooth surface from particles Requires large number of particles for realistic results © NVIDIA Corporation 2008 Particle Fluid Simulation Papers Particle-Based Fluid Simulation for Interactive Applications, M. Müller, 2003 3000 particles, 5fps Particle-based Viscoelastic Fluid Simulation, Clavet et al, 2005 1000 particles, 10fps 20,000 particles, 2 secs / frame © NVIDIA Corporation 2008 CUDA SDK Particles Demo Particles with simple collisions Uses uniform grid based on sorting Uses fast CUDA radix sort Current performance: >100 fps for 65K interacting
    [Show full text]
  • Technology Roadmap for 22Nm CMOS and Beyond
    Technology Roadmap for 22nm CMOS and beyond June 1, 2009 IEDST 2009@IIT-Bombay Hiroshi Iwai Tokyo Institute of Technology 1 Outline 1. Scaling 2. ITRS Roadmap 3. Voltage Scaling/ Low Power and Leakage 4. SRAM Cell Scaling 5.Roadmap for further future as a personal view 2 1. Scaling 3 Scaling Method: by R. Dennard in 1974 1 Wdep: Space Charge Region (or Depletion Region) Width 1 1 SDWdep has to be suppressed 1 Otherwise, large leakage Wdep between S and D I Leakage current Potential in space charge region is high, and thus, electrons in source are 0 attracted to the space charge region. 0 V 1 K=0.7 X , Y, Z :K, V :K, Na : 1/K for By the scaling, Wdep is suppressed in proportion, example and thus, leakage can be suppressed. K Good scaled I-V characteristics K K Wdep V/Na K Wdep I I : K : K 0 0K V 4 Downscaling merit: Beautiful! Geometry & L , W g g K Scaling K : K=0.7 for example Supply voltage Tox, Vdd Id = vsatWgCo (Vg‐Vth) Co: gate C per unit area Drive current I d K –1 ‐1 ‐1 in saturation Wg (tox )(Vg‐Vth)= Wgtox (Vg‐Vth)= KK K=K Id per unit Wg Id/µm 1 Id per unit Wg = Id / Wg= 1 Gate capacitance Cg K Cg = εoεoxLgWg/tox KK/K = K Switching speed τ K τ= CgVdd/Id KK/K= K Clock frequency f 1/K f = 1/τ = 1/K Chip area Achip α α: Scaling factor In the past, α>1 for most cases Integration (# of Tr) N α/K2 N α/K2 = 1/K2 , when α=1 Power per chip P α fNCV2/2 K‐1(αK‐2)K (K1 )2= α = 1, when α=1 5 k= 0.7 and α =1 k= 0.72 =0.5 and α =1 Single MOFET Vdd 0.7 Vdd 0.5 Lg 0.7 Lg 0.5 Id 0.7 Id 0.5 Cg 0.7 Cg 0.5 P (Power)/Clock P (Power)/Clock 0.73 = 0.34 0.53 = 0.125 τ (Switching time) 0.7 τ (Switching time) 0.5 Chip N (# of Tr) 1/0.72 = 2 N (# of Tr) 1/0.52 = 4 f (Clock) 1/0.7 = 1.4 f (Clock) 1/0.5 = 2 P (Power) 1 P (Power) 1 6 - The concerns for limits of down-scaling have been announced for every generation.
    [Show full text]
  • KNIGHT CLUB: the Bat & the Crow
    KNIGHT CLUB: The Bat & The Crow – One shot PAGE ONE PANEL ONE – EXT. DARK BATTLEFIELD – NIGHT This panel takes up one half of the page, vertically. The setting is a DARK and CHAOTIC BATTLEFIELD. In the foreground is MALIZAR. He is a tall, lanky, and worn-looking evil wizard in a scarred, leathery cloak. Bathed in shadow behind Malizar is his army of gruesome fiends, both human and non-human. CAPTION (top of page): In the time before the Three Crown War, before the lands of Trygia were forever lost, vast armies of unfathomable creatures battled for the right to shape the four realms in their image. The commanders of these warring factions were two wicked spell-casters of indescribable power. CAPTION (beside Malizar): Malizar the Bloodthirsty ruled legions of cruel beasts and hideous undead fiends. His mastery of the dark arts was rivaled by that of only one other. PANEL TWO – EXT. DARK BATTLEFIELD – NIGHT This panel makes up the second half of the page. In a similar setting, we see KALKUS in the foreground. He is a stocky, crook-nosed man with wild hair and an ornate feathered cloak. Bathed in similar shadow behind him is another similar army of creatures. CAPTON: (beside Kalkus): Kalkus the Dark was the only wizard to oppose Malizar’s reign and live. He ruled over an entire kingdom of twisted, otherworldly beings and wraith-like warlocks. CAPTION: (bottom of page): The two dark masters collided on countless occasions. Each confrontation brought about immense turmoil, painting entire mountains red with inhuman blood. Still, neither man would yield.
    [Show full text]
  • Copyright by Jason Todd Craft 2004 the Dissertation Committee for Jason Todd Craft Certifies That This Is the Approved Version of the Following Dissertation
    Copyright by Jason Todd Craft 2004 The Dissertation Committee for Jason Todd Craft Certifies that this is the approved version of the following dissertation: Fiction Networks: The Emergence of Proprietary, Persistent, Large- Scale Popular Fictions Committee: Adam Z. Newton, Co-Supervisor John M. Slatin, Co-Supervisor Brian A. Bremen David J. Phillips Clay Spinuzzi Margaret A. Syverson Fiction Networks: The Emergence of Proprietary, Persistent, Large- Scale Popular Fictions by Jason Todd Craft, B.A., M.A. Dissertation Presented to the Faculty of the Graduate School of The University of Texas at Austin in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy The University of Texas at Austin December, 2004 Dedication For my family Acknowledgements Many thanks to my dissertation supervisors, Dr. Adam Zachary Newton and Dr. John Slatin; to Dr. Margaret Syverson, who has supported this work from its earliest stages; and, to Dr. Brian Bremen, Dr. David Phillips, and Dr. Clay Spinuzzi, all of whom have actively engaged with this dissertation in progress, and have given me immensely helpful feedback. This dissertation has benefited from the attention and feedback of many generous readers, including David Barndollar, Victoria Davis, Aimee Kendall, Eric Lupfer, and Doug Norman. Thanks also to Ben Armintor, Kari Banta, Sarah Paetsch, Michael Smith, Kevin Thomas, Matthew Tucker and many others for productive conversations about branding and marketing, comics universes, popular entertainment, and persistent world gaming. Some of my most useful, and most entertaining, discussions about the subject matter in this dissertation have been with my brother, Adam Craft. I also want to thank my parents, Donna Cox and John Craft, and my partner, Michael Craigue, for their help and support.
    [Show full text]
  • NVIDIA Physx SDK EULA
    NVIDIA CORPORATION NVIDIA® PHYSX® SDK END USER LICENSE AGREEMENT Welcome to the new world of reality gaming brought to you by PhysX® acceleration from NVIDIA®. NVIDIA Corporation (“NVIDIA”) is willing to license the PHYSX SDK and the accompanying documentation to you only on the condition that you accept all the terms in this License Agreement (“Agreement”). IMPORTANT: READ THE FOLLOWING TERMS AND CONDITIONS BEFORE USING THE ACCOMPANYING NVIDIA PHYSX SDK. IF YOU DO NOT AGREE TO THE TERMS OF THIS AGREEMENT, NVIDIA IS NOT WILLING TO LICENSE THE PHYSX SDK TO YOU. IF YOU DO NOT AGREE TO THESE TERMS, YOU SHALL DESTROY THIS ENTIRE PRODUCT AND PROVIDE EMAIL VERIFICATION TO [email protected] OF DELETION OF ALL COPIES OF THE ENTIRE PRODUCT. NVIDIA MAY MODIFY THE TERMS OF THIS AGREEMENT FROM TIME TO TIME. ANY USE OF THE PHYSX SDK WILL BE SUBJECT TO SUCH UPDATED TERMS. A CURRENT VERSION OF THIS AGREEMENT IS POSTED ON NVIDIA’S DEVELOPER WEBSITE: www.developer.nvidia.com/object/physx_eula.html 1. Definitions. “Licensed Platforms” means the following: - Any PC or Apple Mac computer with a NVIDIA CUDA-enabled processor executing NVIDIA PhysX; - Any PC or Apple Mac computer running NVIDIA PhysX software executing on the primary central processing unit of the PC only; - Any PC utilizing an AGEIA PhysX processor executing NVIDIA PhysX code; - Microsoft XBOX 360; - Nintendo Wii; and/or - Sony Playstation 3 “Physics Application” means a software application designed for use and fully compatible with the PhysX SDK and/or NVIDIA Graphics processor products, including but not limited to, a video game, visual simulation, movie, or other product.
    [Show full text]
  • Performance and Energy Efficient Network-On-Chip Architectures
    Linköping Studies in Science and Technology Dissertation No. 1130 Performance and Energy Efficient Network-on-Chip Architectures Sriram R. Vangal Electronic Devices Department of Electrical Engineering Linköping University, SE-581 83 Linköping, Sweden Linköping 2007 ISBN 978-91-85895-91-5 ISSN 0345-7524 ii Performance and Energy Efficient Network-on-Chip Architectures Sriram R. Vangal ISBN 978-91-85895-91-5 Copyright Sriram. R. Vangal, 2007 Linköping Studies in Science and Technology Dissertation No. 1130 ISSN 0345-7524 Electronic Devices Department of Electrical Engineering Linköping University, SE-581 83 Linköping, Sweden Linköping 2007 Author email: [email protected] Cover Image A chip microphotograph of the industry’s first programmable 80-tile teraFLOPS processor, which is implemented in a 65-nm eight-metal CMOS technology. Printed by LiU-Tryck, Linköping University Linköping, Sweden, 2007 Abstract The scaling of MOS transistors into the nanometer regime opens the possibility for creating large Network-on-Chip (NoC) architectures containing hundreds of integrated processing elements with on-chip communication. NoC architectures, with structured on-chip networks are emerging as a scalable and modular solution to global communications within large systems-on-chip. NoCs mitigate the emerging wire-delay problem and addresses the need for substantial interconnect bandwidth by replacing today’s shared buses with packet-switched router networks. With on-chip communication consuming a significant portion of the chip power and area budgets, there is a compelling need for compact, low power routers. While applications dictate the choice of the compute core, the advent of multimedia applications, such as three-dimensional (3D) graphics and signal processing, places stronger demands for self-contained, low-latency floating-point processors with increased throughput.
    [Show full text]
  • Lecture 5: Scaled MOSFETS for Ics
    Lecture 5: Scaled MOSFETS for ICs MSE 6001, Semiconductor Materials Lectures Fall 2006 5 MOSFETS and scaling Silicon is a mediocre semiconductor, and several other semiconductors have better electrical and optical properties. However, the very high quality of the electrical properties of the silicon-silicon dioxide interface allows very good metal-oxide-semiconductor field-effect transistors (MOSFETs) to be fabricated. These devices have several properties, such as operation frequency and power con- sumption, that improve as their size is scaled down to smaller dimensions, which also allows more transistors to be packed onto a chip. The smaller sizes are achieved using higher-resolution pho- tolithography, which is improved by steadily improving the fabrication technologies. The trends of steadily improving performance and greater integration density with time are generically refered to A 70 Mbit SRAM test vehicle with >as0.5 “Moore’s billion trans Law”.istors Of course, scaling has to end eventually, somewhere before the scale of atoms and incorporating all of the features described in this paper has been fabricated on this technologyis. reached.The aggressive de- sign rules allow for a small 0.57Pm2 6-T SRAM cell that is also compatible with high performance logic processing. A top view of the cell after poly patterni5.1ng is show Basicn in Figur MOSFETe 12. In addition to small size, this cell has a robust static noise margin down to 0.7V VDD to alloMOSFETsw low voltage turnopera- on and off via the non-linear gate capacitor between the gate electrode and the tion (Fig. 13). Figure 14 is a Shmosubstrate.o plot for the The 70 M MOSFETb of Fig.
    [Show full text]
  • TA770XE3 Motherboard
    TA770XE3 Motherboard • Supported Socket AM3 processors AMD Phenom II X4 / Phenom II X3 / Athlon II processor • AMD 125W processor support • AMD 770 Chipset • Dual-Channel DDR3 -1600(OC)/1333/1066/800 • AMD OverDrive Utility Support TA770XE3 Specifcation CPU SUPPORT AMD Phenom™ II X6 Processor AMD Phenom™ II X4 Processor AMD Phenom™ II X3 Processor AMD Phenom™ II X2 Processor AMD Athlon™ II X4 Processor AMD Athlon™ II X3 Processor AMD Athlon™ II X2 Processor Maximum CPU TDP (Thermal Design Power) : 125Watt HT Support HT 5.2G MEMORY Support Dual Channel DDR3 800/1066/1333/1600(OC) MHz 4 x DDR3 DIMM Memory Slot Max. Supports up to 16GB Memory STORAGE 6 x SATA II Connector BIOSTAR1 x IDE Connector Support SATA RAID: 0,1,10 LAN Realtek RTL8111DL - 10/100/1000 Controller AUDIO CODEC Realtek ALC662 6-Channel HD Audio USB 6 x USB 2.0 Port 3 x USB 2.0 Header EXPANSION SLOT 1 x PCI-E 2.0 x16 Slot 2 x PCI-E 2.0 x1 Slot 3 x PCI Slot REAR I/O 1 x PS/2 Mouse 1 x PS/2 Keyboard 6 x USB 2.0 Port 1 x LAN Port 3 x Audio Jacks INTERNAL I/O 3 x USB 2.0 Header 6 x SATA II Connector (3Gb/s ) 1 x IDE Connector 1 x Floppy Connector 1 x Front Audio Header 1 x Front Panel Header 1 x CD-IN Header 1 x S/PDIF-Out Header 1 x CPU Fan Connector 2 x System Fan Connector 1 x COM Port Header DIMENSION ATX Form Factor Dimension: 30.5cm X 22cm ( W x L ) OS SUPPORT Supports Windows XP / Vista / 7 ACCESSORIES 3 x SATA Cable 1 x SATA Power Cable 1 x I/O Shield 1 x Fully Setup Driver CD 1 x User Manual FEATURES Supports BIO-unlocKING Windows 7 Compatible Supports Phenom II x6 Supports AM3 Supports 100% Solid capacitor Supports Fanless Supports Clean-Tone Supports O.N.E Supports Rapid Switch Supports Rapid Debug BIOS-Flasher Supports Toverclcoker OC software BIOSTARSupports GPU TA770XE3 OVERVIEW *The specification and pictures are subject to change without notice and the package contents may differ by area or your motherboard version!.
    [Show full text]
  • By Erika Azabache Villar a Thesis Submitted in Partial Fulfillment of The
    SMALLER/FASTER DELTA-SIGMA DIGITAL PIXEL SENSORS by Erika Azabache Villar A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Integrated Circuits and Systems Department of Electrical and Computer Engineering University of Alberta c Erika Azabache Villar, 2016 Abstract A digital pixel sensor (DPS) array is an image sensor where each pixel has an analog-to-digital converter (ADC). Recently, a logarithmic delta-sigma (ΔΣ) DPS array, using first-order ΔΣ ADCs, achieved wide dynamic range and high signal-to-noise-and-distortion ratios at video rates, requirements that are difficult to meet using conventional image sensors. However, this state-of-the-art ΔΣ DPS design is either too large for some applications, such as optical imag- ing, or too slow for others, such as gamma imaging. Consequently, this master’s thesis investi- gates smaller or faster ΔΣ DPS designs, relative to the state of the art. All designs are validated through simulations. Commercial image sensors, for optical and gamma imaging, are used as targeted baselines to establish competitive specifications. To achieve a smaller pixel, process scaling is exploited. Three logarithmic ΔΣ DPS designs are presented for 180, 130, and 65 nm fabrication processes, demonstrating a path to competitiveness for the optical imaging market. Decimator and readout circuits are improved, compared to previous work, while reducing area, and capacitors in the modulator prove to be the limiting factor in deep-submicron processes. Area trends are used to construct a roadmap to even smaller pixels. To achieve a faster pixel, a higher-order ΔΣ architecture is exploited.
    [Show full text]