DOCSLIB.ORG

The Conference Program Booklet

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
The Conference Program Booklet Austin Convention Center Conference Austin, TX Program http://sc15.supercomputing.org/ Conference Dates: Exhibition Dates: The International Conference for High Performance Nov. 15 - 20, 2015 Nov. 16 - 19, 2015 Computing, Networking, Storage and Analysis Sponsors: SC15.supercomputing.org SC15 • Austin, Texas The International Conference for High Performance Computing, Networking, Storage and Analysis Sponsors: 3 Table of Contents Welcome from the Chair ................................. 4 Papers ............................................................... 68 General Information ........................................ 5 Posters Research Posters……………………………………..88 Registration and Conference Store Hours ....... 5 ACM Student Research Competition ........ 114 Exhibit Hall Hours ............................................. 5 Posters SC15 Information Booth/Hours ....................... 5 Scientific Visualization/ .................................... 120 Data Analytics Showcase SC16 Preview Booth/Hours ............................. 5 Student Programs Social Events ..................................................... 5 Experiencing HPC for Undergraduates ...... 122 Registration Pass Access .................................. 7 Mentor-Protégé Program .......................... 123 Student Cluster Competition Kickoff ......... 123 SCinet ............................................................... 8 Student-Postdoc Job & ............................. 123 Convention Center Maps ................................. 12 Opportunity Fair Daily Schedules ................................................ 16 Tutorials ............................................................ 124 Plenary/Keynote/Invited Talks Workshops ....................................................... 137 Plenary……………………………………............…..26 Acknowledgements ......................................... 151 Keynote……………………………………...........…..26 Invited Talks…………………………............………27 Awards Presentations ...................................... 33 Birds of a Feather ............................................. 36 Doctoral Showcase ........................................... 50 Emerging Technologies .................................... 54 Exhibitor Forums/ ............................................ 57 HPC Impact Showcase Panels ............................................................... 63 SC15.supercomputing.org SC15 • Austin, Texas 4 Welcome Welcome to SC15 W elcome to the fantastic city of Make sure you also visit the SCinet booth to view the hardware Austin and to SC15, the International that makes our network the best and fastest in the world. This Conference for High Performance is the 25th anniversary for SCinet as a component of the SC Computing, Networking, Storage Conference series. This team is supporting the wireless network and Analysis. With its vast technical as well as the research network and the commodity network. community and the lively culture, Each year the SCinet NRE showcases a number of interesting Austin is a great place to host the network-based experiments during SC. This year they also took 27th annual SC Conference. an initiative to bring more women into the SCinet community. Another positive change this year is that we have pulled all HPC is transforming our everyday lives as well as our not- things related to students under one umbrella. Students@SC is so-ordinary ones---from nanomaterials to jet aircrafts, from focused on providing the next generation of HPC Community medical treatments to disaster preparedness, and even the way members with resources to help them grow. Amongst other we wash our clothes—the HPC community has transformed the things, they will be participating in the Mentor-Protégé world in multifaceted ways. program, a job fair, an educational dinner, the Student Cluster Competition and volunteering in critical positions throughout The technical program is going to be fantastic this year. We have the week. Plus, they will have many other opportunities to a great Keynote lined up for you with Alan Alda speaking, as well network with interesting people. as a variety of options including invited talks, papers, panel, and so much more. We are also launching a new initiative this year, There is literally too much for me to mention here, but if you the Early Career Program, which provides an opportunity for need direction or just have a few questions, please stop by one special sessions of interest to early career researchers, includ- of our two information booths. ing getting funding, publishing venues, establishing long-term mentor relationships, and time management. The program is Welcome to SC15 and to Austin, and I will see you in the intended for people in their first five years of a permanent Convention Center! position (assistant professors and technical staff). Don’t forget to check out the HPC Matters Plenary with Diane Bryant from Intel. She will discuss how next-generation super- Jackie Kern computers are transforming HPC and presenting exciting oppor- SC General Chair tunities to advance scientific research and discovery to deliver University of Illinois at Urbana-Champaign far-reaching impacts on society. After this session we will be opening the show floor. Come visit the over 300 exhibitors that are here to share with you the latest in our industry. They range from industry to academia and research and have something for everyone. SC15 • Austin, Texas SC15.supercomputing.org General Information 5 General Information Registration and Conference Store SC16 Preview Booth Members of next year’s SC committee will be available in the The registration area and conference store are located in the SC16 preview booth (L12, located near the Fourth Street En- Atrium of the Austin convention center. trance, outside Exhibit Hall 4) to offer information and discuss next year’s SC conference in Salt Lake City, Utah. Stop by for a Registration/Conference Store Hours copy of next year’s Call for Participation and pick up some free gifts! Saturday, November 15 1pm-6pm The booth will be open during the following hours: Sunday, November 16 7am-6pm Monday, November 17 7am-9pm Tuesday, Nov. 17 10am-6pm Tuesday, November 18 7:30am-6pm Wednesday, Nov. 18 10am-6pm Wednesday, November 19 7:30am-6pm Thursday, Nov. 19 10am-4pm Thursday, November 20 7:30am-5pm Friday, November 21 8am-11am Social Events Registration Pass Access Exhibitors Reception Sunday, November 16 See page 7 for access grid. 6pm-9pm Austin City Limits Exhibit Hall Hours Tuesday, November 18 10am-6pm The SC15 Exhibitors Reception will be held in the Moody Theater at Austin City Limits. The reception is open to all registered Wednesday, November 19 10am-6pm exhibitors. The reception is SC15’s way of thanking exhibitors for Thursday, November 20 10am-3pm their participation and support of the conference. The recep- tion will feature a popular local band, The Spazmatics, access to SC15 Information Booths all the memorabilia from 40 years of recording the Austin City Need up-to-the-minute information about what’s happening Limits program at the theater, and a showcase of local food and at the conference. Need to know where to find your next drinks throughout the facility. Transportation will be provided session? What restaurants are close by? Where to get a docu- from the bus loading area of the convention center starting at ment printed? These questions and more can be answered by a 5:45pm. An Exhibitor badge, party ticket and government-issued quick stop at one of the SC Information booths. There are two photo ID are required to attend this event. booth locations for your convenience: the main booth is located in the Fourth Street Concourse; the second booth is located at Exhibits Gala Opening Reception the Trinity Street Concourse. Monday, November 17 7pm-9pm Information Booth hours are as follows (note parentheses indicate hours for secondary booth; closed if no time indicated): SC15 will host its annual Grand Opening Gala in the Exhibit Hall. This will be your first opportunity to see the latest high perfor- Saturday, November 14 1pm-5pm mance computing, networking, storage, analysis, and research Sunday, November 15 8am-6pm (8am-5pm) products, services, and innovations. This event is open to all Technical Program, Exhibitors and Students@SC registrants. Monday November 16 8am-7pm (8am-5pm) Tuesday November 17 8am-6pm (10am-5pm) Wednesday November 18 8am-6pm (8am-4pm) Thursday November 19 8am-6pm Friday November 20 8:30am-12:30pm SC15.supercomputing.org SC15 • Austin, Texas 6 General Information Posters Reception Family Day Tuesday, November 18 Family Day is Wednesday, November 19, 4pm-6pm. Adults 5:15pm-7pm and children 12 and over are permitted on the floor during Level 4 - Concourse these hours when accompanied by a registered conference attendee. The Posters Reception will located in the Concourse on Level 4 of the convention center. The reception is an opportunity Lost Badge for attendees to interact with poster presenters and includes There is a $40 processing fee to replace a lost badge. research and ACM Student Research Competition posters. The reception is open to all attendees with Technical Program Facilities registration. Complimentary refreshments and appetizers will be available. Coat and Bag Check There are self-service locations for hanging coats within the Technical Program Conference Reception Technical Program rooms and in the lobby. In addition, there is Thursday, November 19 a coat and bag check on the premises. 6pm-9pm The Darrell K Royal-Texas
Load more

Recommended publications
  • Validated Products List, 1995 No. 3: Programming Languages, Database
    NISTIR 5693 (Supersedes NISTIR 5629) VALIDATED PRODUCTS LIST Volume 1 1995 No. 3 Programming Languages Database Language SQL Graphics POSIX Computer Security Judy B. Kailey Product Data - IGES Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1995 QC 100 NIST .056 NO. 5693 1995 NISTIR 5693 (Supersedes NISTIR 5629) VALIDATED PRODUCTS LIST Volume 1 1995 No. 3 Programming Languages Database Language SQL Graphics POSIX Computer Security Judy B. Kailey Product Data - IGES Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1995 (Supersedes April 1995 issue) U.S. DEPARTMENT OF COMMERCE Ronald H. Brown, Secretary TECHNOLOGY ADMINISTRATION Mary L. Good, Under Secretary for Technology NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY Arati Prabhakar, Director FOREWORD The Validated Products List (VPL) identifies information technology products that have been tested for conformance to Federal Information Processing Standards (FIPS) in accordance with Computer Systems Laboratory (CSL) conformance testing procedures, and have a current validation certificate or registered test report. The VPL also contains information about the organizations, test methods and procedures that support the validation programs for the FIPS identified in this document. The VPL includes computer language processors for programming languages COBOL, Fortran, Ada, Pascal, C, M[UMPS], and database language SQL; computer graphic implementations for GKS, COM, PHIGS, and Raster Graphics; operating system implementations for POSIX; Open Systems Interconnection implementations; and computer security implementations for DES, MAC and Key Management.
    [Show full text]
  • CRN What It Was Doing and Why It Was Cognitive Systems Vision Doing It, and to Recover from Mental Continued on Page 8 Expanding the Pipeline
    COMPUTING RESEARCH NEWS Computing Research Association, Celebrating 30 Years of Service to the Computing Research Community November 2002 Vol. 14/No. 5 DARPA’s New Cognitive Systems Vision By Ron Brachman and IPTO’s goal is to create a new to cope with systems both keep Zachary Lemnios generation of cognitive systems. growing. In order to make our systems more reliable, more secure, The impact of the Defense Mired in Moore’s Law? and more understandable, and to Advanced Research Projects Agency One benefit of such cognitive continue making substantial contri- (DARPA) on computing over the systems would be their help in butions to society, we need to do past 40 years has been profound. Led extracting us from a corner into something dramatically different. by the visionary J.C.R. Licklider and which our success seems to have his innovative successors in the painted us. The research that has The Promise of Cognitive Information Processing Techniques helped the industry follow Moore’s Systems Office (IPTO), DARPA initiated “Law” has created processors that are IPTO is attacking this problem by work that ultimately put personal remarkably fast and small, and data driving a fundamental change in computers on millions of desktops storage capabilities that are vast and computing systems. By giving systems Ron Brachman and made the global Internet a cheap. Unfortunately, these incred- more cognitive capabilities, we reality. In fact, the original IPTO, ible developments have cut two ways. believe we can make them more which lasted from 1962 to 1985, was While today’s computers are more responsible for their own behavior in large part responsible for estab- powerful than ever, we have been and maintenance.
    [Show full text]
  • SPARC64-III User's Guide
    SPARC64-III User’s Guide HAL Computer Systems, Inc. Campbell, California May 1998 Copyright © 1998 HAL Computer Systems, Inc. All rights reserved. This product and related documentation are protected by copyright and distributed under licenses restricting their use, copying, distribution, and decompilation. No part of this product or related documentation may be reproduced in any form by any means without prior written authorization of HAL Computer Systems, Inc., and its licensors, if any. Portions of this product may be derived from the UNIX and Berkeley 4.3 BSD Systems, licensed from UNIX System Laboratories, Inc., a wholly owned subsidiary of Novell, Inc., and the University of California, respectively. RESTRICTED RIGHTS LEGEND: Use, duplication, or disclosure by the United States Government is subject to the restrictions set forth in DFARS 252.227-7013 (c)(1)(ii), FAR 52.227-19, and NASA FAR Supplement. The product described in this book may be protected by one or more U.S. patents, foreign patents, or pending applications. TRADEMARKS HAL, the HAL logo, HyperScalar, and OLIAS are registered trademarks and HAL Computer Systems, Inc. HALstation 300, and Ishmail are trademarks of HAL Computer Systems, Inc. SPARC64 and SPARC64/OS are trademarks of SPARC International, Inc., licensed by SPARC International, Inc., to HAL Computer Systems, Inc. Fujitsu and the Fujitsu logo are trademarks of Fujitsu Limited. All SPARC trademarks, including the SCD Compliant Logo, are trademarks or registered trademarks of SPARC International, Inc. SPARCstation, SPARCserver, SPARCengine, SPARCstorage, SPARCware, SPARCcenter, SPARCclassic, SPARCcluster, SPARCdesign, SPARC811 SPARCprinter, UltraSPARC, microSPARC, SPARCworks, and SPARCompiler are licensed exclusively to Sun Microsystems, Inc.
    [Show full text]
  • Curriculum Vitae
    Massachusetts Institute of Technology School of Engineering Faculty Personnel Record Date: April 1, 2020 Full Name: Charles E. Leiserson Department: Electrical Engineering and Computer Science 1. Date of Birth November 10, 1953 2. Citizenship U.S.A. 3. Education School Degree Date Yale University B. S. (cum laude) May 1975 Carnegie-Mellon University Ph.D. Dec. 1981 4. Title of Thesis for Most Advanced Degree Area-Efficient VLSI Computation 5. Principal Fields of Interest Analysis of algorithms Caching Compilers and runtime systems Computer chess Computer-aided design Computer network architecture Digital hardware and computing machinery Distance education and interaction Fast artificial intelligence Leadership skills for engineering and science faculty Multicore computing Parallel algorithms, architectures, and languages Parallel and distributed computing Performance engineering Scalable computing systems Software performance engineering Supercomputing Theoretical computer science MIT School of Engineering Faculty Personnel Record — Charles E. Leiserson 2 6. Non-MIT Experience Position Date Founder, Chairman of the Board, and Chief Technology Officer, Cilk Arts, 2006 – 2009 Burlington, Massachusetts Director of System Architecture, Akamai Technologies, Cambridge, 1999 – 2001 Massachusetts Shaw Visiting Professor, National University of Singapore, Republic of 1995 – 1996 Singapore Network Architect for Connection Machine Model CM-5 Supercomputer, 1989 – 1990 Thinking Machines Programmer, Computervision Corporation, Bedford, Massachusetts 1975
    [Show full text]
  • NVIDIA Chief Scientist Bill Dally Receives Lifetime Achievement Award from Leading Japanese Tech Society
    NVIDIA Chief Scientist Bill Dally Receives Lifetime Achievement Award From Leading Japanese Tech Society First Non-Japanese Winner of Honor Since Marvin Minsky, Alan Kay Japan's largest IT society, the Information Processing Society of Japan (IPSJ), today honored NVIDIA Chief Scientist and Senior Vice President of Research Bill Dally with the Funai Achievement Award for his extraordinary achievements in the field of computer science and education. Dally is the first non-Japanese scientist to receive the award since the first two awards were given out in 2002 to Alan Kay (a pioneer in personal computing) and in 2003 to Marvin Minsky (a pioneer in artificial intelligence). The Funai Achievement Award recognizes Dally's accomplishments in computer architecture, particularly in the areas of parallel computing and Very Large Scale Integration processing. The IPSJ noted that Dally has made major contributions in education at the Massachusetts Institute of Technology, Stanford University, and in industry as NVIDIA's chief scientist. "I'm honored to be selected for one of the world's major prizes in computer science. It's particularly rewarding to be in the company of computer science luminaries like Alan Kay and Marvin Minsky," said Dally, who received the award at an IPSJ event in Matsuyama, Japan. "I'm grateful to the IPSJ for acknowledging the importance of my research in parallel computing." Professor Shuichi Sakai, dean of the Computer Science Department at the University of Tokyo, said, "Bill Dally has always been a revolutionary rather than a revisionist in computer science." Dally's achievements across more than 30 years of work and research include developing the system and network architecture, signaling, routing and synchronization technology found in most large parallel computers today.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • F2: MEMORY-CENTRIC COMPUTING from Iot to ARTIFICIAL INTELLIGENCE and MACHINE LEARNING
    ISSCC 2019 / FORUM / F2: MEMORY-CENTRIC COMPUTING FROM IoT TO ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING F2: Memory-Centric Computing from IoT to Artificial Intelligence and Machine Learning Organizer: Fatih Hamzaoglu, Intel, Hillsboro, OR Committee: Meng-Fan Chang, National Tsing Hua University, Hsinchu, Taiwan Ki-Tae Park, Samsung, Hwaseong, Korea Yasuhiko Taito, Renesas, Kodaira, Tokyo, Japan Alicia Klinefelter, Nvidia, Durham, NC Naveen Verma, Princeton University, Princeton, NJ This forum will present state-of-the-art memory-centric architectures, as well as future innovative solutions to enable energy-efficient, high- performance AI/ML applications. It will also describe the challenges and solutions from edge processors to cloud applications, such as algorithmic accuracy, cost, security and practicality, including technology readiness to areas where further technology development is needed. At the high- performance and machine-learning end, emerging and storage-class memories are going to change the memory hierarchy. Meanwhile, low-power high-bandwidth DRAMs and SRAMs continue to be innovated around, to remain the workhorses of the latest process nodes (HBM, GDDR6, 7nm- FinFET SRAM etc.). Furthermore, with the explosive growth of memory intensive workloads like machine learning, video capture/playback, language translation, etc. there is a tremendous interest in preforming some compute near memory, by placing logic inside the DRAM/NVM main-memory die (AKA near-memory compute), or even doing the compute within the SRAM/STTRAM/RRAM array embedded within the compute die (AKA in- memory compute). In either case, the motivation is to reduce the significant data movement between main/embedded memory and compute units, as well as to reduce latency by preforming many operations in parallel, inside the array.
    [Show full text]
  • Energy-Effective Issue Logic
    Energy-Effective Issue Logic Daniele Folegnani and Antonio GonzaJez Departament d'Arquitectura de Computadors Universitat Politecnica de Catalunya Jordi Girona, 1-3 Mbdul D6 08034 Barcelona, Spain [email protected] Abstract require an increasing computing power, which sometimes is achieved through higher clock frequencies and more sophisticated Tile issue logic of a dynamically-scheduled superscalar processor architectural techniques, with an obvious impact on power is a complex mechanism devoted to start the execution of multiple consumption. instructions eveo' cycle. Due to its complexity, it is responsible for a significant percentage of the energy consumed by a With the fast increase in design complexity and reduction in microprocessor. The energy consumption of the issue logic design time, new generation CAD tools for VLSI design like depends on several architectural parameters, the instruction issue PowerMill [13] and QuickPower [12] are crucial to evaluate the queue size being one of the most important. In this paper we energy consumption at different points of the design, helping to present a technique to reduce the energy consumption of the issue make important decisions early in the design process. The logic of a high-performance superscalar processor. The proposed importance of a continuous feedback between the functional technique is based on the observation that the conventional issue system description and the power impact requires better and faster logic wastes a significant amount of energy for useless activio,. In evaluation tools and models to introduce changes rapidly through particular, the wake-up of empty entries and operands that are various design scenarios. Recent research has shown how read)' represents an important source of energy waste.
    [Show full text]
  • Computational Thinking
    0 Computational Thinking Jeannette M. Wing President’s Professor of Computer Science and Department Head Computer Science Department Carnegie Mellon University Microsoft Asia Faculty Summit 26 October 2012 Tianjin, China My Grand Vision • Computational thinking will be a fundamental skill used by everyone in the world by the middle of the 21st Century. – Just like reading, writing, and arithmetic. – Incestuous: Computing and computers will enable the spread of computational thinking. – In research: scientists, engineers, …, historians, artists – In education: K-12 students and teachers, undergrads, … J.M. Wing, “Computational Thinking,” CACM Viewpoint, March 2006, pp. 33-35. Paper off http://www.cs.cmu.edu/~wing/ Computational Thinking 2 Jeannette M. Wing Computing is the Automation of Abstractions Abstractions 1. Machine 2. Human Automation 3. Network [Machine + Human] Computational Thinking focuses on the process of abstraction - choosing the right abstractions - operating in terms of multiple layers of abstraction simultaneously as in - defining the relationships the between layers Mathematics guided by the following concerns… Computational Thinking 3 Jeannette M. Wing Measures of a “Good” Abstraction in C.T. as in • Efficiency Engineering – How fast? – How much space? NEW – How much power? • Correctness – Does it do the right thing? • Does the program compute the right answer? – Does it do anything? • Does the program eventually produce an answer? [Halting Problem] • -ilities – Simplicity and elegance – Scalability – Usability – Modifiability – Maintainability – Cost – … Computational Thinking 4 Jeannette M. Wing Computational Thinking, Philosophically • Complements and combines mathematical and engineering thinking – C.T. draws on math as its foundations • But we are constrained by the physics of the underlying machine – C.T.
    [Show full text]
  • Research News
    Computing Research News COMPUTING RESEARCH ASSOCIATION, CELEBRATING 40 YEARS OF SERVICE TO THE COMPUTING RESEARCH COMMUNITY APRIL 2014 Vol. 26 / No. 4 Announcements 2 2014 CRA Board Election Results 3 Visions 2025: Interacting with the Computers All Around Us 4 Conference at Snowbird 4 CERP Infographic 5 Postdoc Best Practices Award Recipients Announced 6 University-Industry Partnership to Advance Machine Learning 7 Expanding the Pipeline: 1st CRA-W/CDC Broadening Participation in Visualization (BPViz) Workshop 8 CCC Workshop Report: Multidisciplinary Research for Online Education 10 Highlights of the CISE Fiscal Year 2015 Budget Request 11 Time to Degree in Computing 13 CRA Board Members 16 CRA Board Officers 16 CRA Staff 16 Professional Opportunities 17 COMPUTING RESEARCH NEWS, APRIL 2014 Vol. 26 / No. 4 Announcements Rabin and Klawe Named 2014 Women of Vision by the Richard Tapia receives Anita Borg Institute 2014 Vannevar Bush Award CRA, CRA-W and CDC congratulate Richard Tapia for receiving the 2014 Vannevar Bush Award. National Science Board has announced that mathematician Photo credit – Rice University Richard Tapia, a leader in mentoring minorities in science, engineering Dr. Tal Rabin Dr. Maria Klawe Richard Tapia and mathematics fields, is the 2014 recipient Congratulations to both Tal Rabin and Maria Klawe. Klawe is of its Vannevar Bush Award. Tapia is also a previous president of Harvey Mudd College and was a founding co- recipient of CRA’s A. Nico Habermann Award, and the chair of the highly successful CRA-W Committee. She will be Richard Tapia Celebration of Diversity in Computing a plenary speaker at the 2014 Conference at Snowbird.
    [Show full text]
  • Computer Museum
    The Computer Museum 300 Congress Street Boston, MA 02210 (617) 426-2800 Memorandum DA1E: June 21, 1994 W: Board of Trustees Board of Overseers FROM: Oliver Strimpel SUBJECT: Board of Trustees Meeting on June 17 For those of you who were unable to attend the Annual Meeting and the Board of Trustees meeting on Friday, June 17, I enclose Board packets for your information. I wish you all a good summer! f', . L'< "- [ / 1)< / '" " The Computer Museum 300 Congress Street Boston, MA 02210 (617) 426-2800 The Computer Museum BOARD OF DIRECTORS MEETING Friday, June 17, 1994 8:30 a.m. - 12:00 p.m. 8:30 Call to Order of Meeting of the Members of the Corporation Election of Vice Chairman Election of New Trustees Meeting Adjourns Call to Order of Meeting of the Board of Trustees Election of Officers Election of Standing Committees Election of New Overseers FY94 Review and Goals for FY95 Budget Discussion Capital Campaign Discussion Bowl Report Operating Committee Reports Long-Range Planning: Three-Year Plan 12:00 Meeting Adjourns Lunch . The' Computer Museum 300 Congress Street Boston, MA 02210 (617) 426-2800 MEMORANDUM TO: Board of Directors The Computer Museum FROM: Lynda S. Bodman Chairman, Nominating Committee DATE: 16 June, 1994 SUBJECT: Election of Candidates for Overseersffrustees Nominating Committee motions for June 17: For election to the Board of Overseers ; • Gary J. Beach, President and CFO, CW Publishing Inc. and Publisher of Computerworld • Clemmie L. Cash, President, Tarrek Gems and Children Services Leader • Stev~ Coit, Vice Chaifman, Charles River • Isaad R. Nassi, Vice President of the Development Products Group, Apple Computer, Inc.
    [Show full text]
  • Parallel Discrete Event Simulation: the Making of a Field
    Proceedings of the 2017 Winter Simulation Conference W. K. V. Chan, A. D'Ambrogio, G. Zacharewicz, N. Mustafee, G. Wainer, and E. Page, eds. PARALLEL DISCRETE EVENT SIMULATION: THE MAKING OF A FIELD Richard M. Fujimoto Rajive Bagrodia School of Computational Science and Engineering Scalable Network Technologies Inc. Georgia Institute of Technology 6059 Bristol Parkway #200, Culver City, CA 90230 266 Ferst Drive Computer Science Dept., University of California Atlanta, GA 30332, USA Los Angeles, CA 90095, USA Randal E. Bryant K. Mani Chandy Computer Science Department Computing and Mathematical Sciences Carnegie Mellon University Department 5000 Forbes Ave California Institute of Technology Pittsburgh, PA 15213, USA Pasadena, CA 91125, USA David Jefferson Jayadev Misra Lawrence Livermore National Laboratory Computer Science Department 7000 East Avenue The University of Texas at Austin Livermore, CA 94550, USA Austin, TX 78712-1757, USA David Nicol Brian Unger Department of Electrical and Computer Science Department Computer Engineering University of Calgary University of Illinois, Urbana Champaign 2500 University Drive 1308 W. Main St., Urbana IL 61820, USA Calgary, Alberta T2N 1N4 Canada ABSTRACT Originating in the 1970’s, the parallel discrete event simulation (PDES) field grew from a group of researchers focused on determining how to execute a discrete event simulation program on a parallel computer while still obtaining the same results as a sequential execution. Over the decades that followed the field expanded, grew, and flourishes to this day. This paper describes the origins and development of the field in the words of many who were deeply involved. Unlike other published work focusing on technical issues, the emphasis here is on historical aspects that are not recorded elsewhere, providing a unique characterization of how the field was created and developed.
    [Show full text]