DOCSLIB.ORG

Ribbon / Performance Technologies / Ziatech ZT-8908 Manual (Pdf)

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Ribbon / Performance Technologies / Ziatech ZT-8908 Manual (Pdf) Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Ribbon / Performance Technologies / Ziatech ZT-8908 at our website: Click HERE ZT 8908 Single Board Computer with AMD™-K6 or Pentium® Processor Hardware User Manual Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com CONTENTS MANUAL ORGANIZATION.....................................................................................................................6 1. INTRODUCTION .................................................................................................................................8 PRODUCT DEFINITION .............................................................................................................8 STAND-ALONE ..............................................................................................................8 STD 32 SINGLE MASTER ARCHITECTURE..................................................................9 STD 32 MULTIPLE MASTER ARCHITECTURE .............................................................9 FEATURES.................................................................................................................................9 DEVELOPMENT CONSIDERATIONS.......................................................................................10 FUNCTIONAL BLOCKS ............................................................................................................11 STD BUS INTERFACE .................................................................................................12 PENTIUM AND AMD-K6 PROCESSORS .....................................................................12 INTEL 430TX PCISET INTERFACE CHIP ....................................................................12 3.3 VOLT AND SPLIT VOLTAGE TECHNOLOGY ........................................................12 MEMORY AND I/O ADDRESSING ...............................................................................13 PCI LOCAL BUS...........................................................................................................13 SERIAL I/O...................................................................................................................14 INTERRUPTS...............................................................................................................14 COUNTER/TIMERS......................................................................................................14 DMA .............................................................................................................................14 WATCHDOG TIMER ....................................................................................................15 REAL-TIME CLOCK .....................................................................................................15 KEYBOARD CONTROLLER.........................................................................................15 PS/2 MOUSE CONTROLLER.......................................................................................15 UNIVERSAL SERIAL BUS (USB) .................................................................................15 IEEE STD 1284 PARALLEL PORT/PRINTER INTERFACE ..........................................16 SPEAKER INTERFACE................................................................................................16 OPTIONAL IDE INTERFACE........................................................................................16 2. GETTING STARTED .........................................................................................................................17 UNPACKING.............................................................................................................................17 SYSTEM REQUIREMENTS ......................................................................................................17 MEMORY CONFIGURATION....................................................................................................17 I/O CONFIGURATION...............................................................................................................18 INTERRUPTS ...........................................................................................................................22 CONNECTORS.........................................................................................................................24 DIP SWITCH AND CUTTABLE TRACE DESCRIPTIONS..........................................................24 REMOVING THE ZPM MEZZANINE CARD ..............................................................................24 SETUP......................................................................................................................................24 BIOS SETUP SCREENS ..............................................................................................25 SYSTEM CONFIGURATION OVERVIEW.....................................................................25 OPERATING SYSTEM INSTALLATION .......................................................................27 WARNINGS..................................................................................................................27 3. STD 32 BUS INTERFACE .................................................................................................................28 STD 32 BACKGROUND............................................................................................................28 STD-80 PERIPHERAL SUPPORT.............................................................................................28 ADDRESS MULTIPLEXING..........................................................................................28 INTERRUPTS...............................................................................................................29 I/O EXPANSION...........................................................................................................29 DMA SLAVE SUPPORT ...............................................................................................29 STD 32 BUS COMPATIBILITY..................................................................................................29 STANDARD ARCHITECTURE......................................................................................30 EXTENDED ARCHITECTURE......................................................................................30 2 Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com Contents MULTIPROCESSING ...................................................................................................30 STD 32 COMPLIANCE LEVELS...................................................................................30 STD BUS INTERRUPTS ...........................................................................................................31 MASKABLE INTERRUPTS...........................................................................................31 NON-MASKABLE INTERRUPTS ..................................................................................34 RESET......................................................................................................................................34 MULTIPLE MASTER AND INTELLIGENT I/O............................................................................34 MULTIPLE MASTER ....................................................................................................35 INTELLIGENT I/O.........................................................................................................35 MULTIPLE MASTER VS. INTELLIGENT I/O.................................................................36 MULTIPLE MASTER SYSTEM REQUIREMENTS ........................................................37 MULTIPLE MASTER RESET........................................................................................37 4. INTERRUPT CONTROLLER .............................................................................................................39 INTERRUPT SOURCES ...........................................................................................................41 PROGRAMMABLE REGISTERS...............................................................................................42 ADDITIONAL INFORMATION ...................................................................................................42 5. COUNTER/TIMERS...........................................................................................................................43 PROGRAMMABLE REGISTERS...............................................................................................44 ADDITIONAL INFORMATION ...................................................................................................45 6. DMA CONTROLLER.........................................................................................................................46
Load more

Recommended publications
  • VME for Experiments Chairman: Junsei Chiba (KEK)
    KEK Report 89-26 March 1990 D PROCEEDINGS of SYMPOSIUM on Data Acquisition and Processing for Next Generation Experiments 9 -10 March 1989 KEK, Tsukuba Edited by H. FUJII, J. CHIBA and Y. WATASE NATIONAL LABORATORY FOR HIGH ENERGY PHYSICS PROCEEDINGS of SYMPOSIUM on Data Acquisition and Processing for Next Generation Experiments 9 - 10 March 1989 KEK, Tsukuba Edited H. Fiflii, J. Chiba andY. Watase i National Laboratory for High Energy Physics, 1990 KEK Reports are available from: Technical Infonnation&Libraiy National Laboratory for High Energy Physics 1-1 Oho, Tsukuba-shi Ibaraki-ken, 305 JAPAN Phone: 0298-64-1171 Telex: 3652-534 (Domestic) (0)3652-534 (International) Fax: 0298-64-4604 Cable: KEKOHO Foreword This symposium has been organized to foresee the next generation of data acquisition and processing system in high energy physics and nuclear physics experiments. The recent revolutionary progress in the semiconductor and computer technologies is giving us an oppotunity to extend our idea on the experiments. The high density electronics of LSI technology provides an ideal front-end electronics such as readout circuits for silicon strip detector and multi-anode phototubes as well as wire chambers. The VLSI technology has advantages over the obsolite discrete one in the various aspects ; reduction of noise, small propagation delay, lower power dissipation, small space for the installation, improvement of the system reliability and maintenability. The small sized front-end electronics will be mounted just on the detector and the digital data might be transfered off the detector to the computer room with optical fiber data transmission lines. Then, a monster of bandies of signal cables might disappear from the experimental area.
    [Show full text]
  • STD 7000 7802 6800 Processor Card USER's MANUAL
    STD 7000 7802 6800 Processor Card USER'S MANUAL .: . o o NOTICE The information in this document is provided for reference only. Pro-Log does not assume any liability arising 0 out of the application or use of the information or products described herein. This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of Pro-Log, nor the rights of others. Printed in U.S.A. Copyright© 1981 by Pro-Log Corporation, Monterey, CA 93940. All rights reserved. However, any part of this document may be reproduced with Pro-Log Corporation cited as the source. STD 7000 7802 6800 Processor Card USER'S MANUAL o 2/82 aa uailUIlAIMIMIlIdIHI6IJYIWiiIIi&&iIlWiHiiiii1WGL&lil1l4JI£jj1, __ oGllI{fldf4IL1lfI[.JIilJI!1U1l4J!;;QI!IMf&bnUMliMJi1illldOif kLCH1LJ _"- _,L JLJ L _11 ____ ,BAGLin _ ta, _ h 'h41J1P i4I A;.u 4 FOREWORD This manual explains how to use Pro-Log's 7802 6800 Processor Card. It is structured to reflect the answers to o basic questions that you, the user, might ask yourself about the 7802. We welcome your suggestions on how we can improve our instructions. The 7802 is part of Pro-Log's Series 7000 STD BUS hardware. Our products are modular, and they are designed and built with second-sourced parts that are industry standards. They provide the industrial manager with the means of utilizing his own people to control the design, production, and maintenance of the company's products that use STD BUS hardware.
    [Show full text]
  • Stand-Alone VME Bus PC104 Bus ISA Bus STD Bus, & STD32
    SYNCHRO / RESOLVER / LVDT CONVERTERS / BUS CARDS / AMPLIFIERS ABSOLUTE ENCODERS / READOUTS www.computerconversions.com 6 Dunton Court, East Northport, NY 11731 (631) 261-3300 Fax: (631) 261-3308 BUS CARD LEVEL PRODUCTS: SYNCHRO / RESOLVER / LVDT I/O VME Bus PC104 Bus Synchro / Resolver / LVDT I/O Synchro / Resolver / LVDT I/O Inputs: 1 - 12 Channels Synchro / Inputs: 1 - 4 Channels Synchro / Resolver, & 2-3 Wire LVDT Formats, Resolver and LVDT inputs with B-I-T & Forced Angle Self-Test Mods., B-I-T and Forced angle Self-Test, VBT True Wrap-Around Self-Test. Transformer Isolation opt.even on To 16 Bits, acc. 2', Tracking Rates to 60Hz. 200RPS. On-Board AC Reference Models., 16 Bits, 2.'acc.Tracking Rates options, Low cost Solid State and to 200RPS. Ultra Reliable and quick 100% Transformer Isolated models. delivery. AC Reference Supply Outputs: LVDT/ RVDT 1-12 Chan.s options. Synchro/Resolver: 1-4 Channels, high Outputs: 1-2 Channels Synchro / Res. power, output, drive 1.2 to 5VA, Low Low cost & Isol. mod's. 16 Bits, 1 - 4' Cost +/-12V. DC Bus powered & Reference acc. Loss detect, support for external Powered Converters. Transformer Isol ated Boosters upto 300VA. including I/O. Resolution: 14/16 Bits, accuracy 2'/ 4'. Disable control & BIT / Fault Report. All: A24/D16 6UH. Multispeed I/O, & All: No Violations, 0 - 70 and -40 - Mix & Match all I/O. 0 - 70 & -40 to +85C. +85C models. Software Demo w/ Conduction Cooled avail. PCI &COMPACT PCI ISA Bus All Plug and Play, with Software DLL's, PCI Same Selections 1-8 Inputs, Upto 4 High Power Output Channels, Transformer as on ISA Bus, CPCI Same Selections as on VME Bus.
    [Show full text]
  • PC Hardware Contents
    PC Hardware Contents 1 Computer hardware 1 1.1 Von Neumann architecture ...................................... 1 1.2 Sales .................................................. 1 1.3 Different systems ........................................... 2 1.3.1 Personal computer ...................................... 2 1.3.2 Mainframe computer ..................................... 3 1.3.3 Departmental computing ................................... 4 1.3.4 Supercomputer ........................................ 4 1.4 See also ................................................ 4 1.5 References ............................................... 4 1.6 External links ............................................. 4 2 Central processing unit 5 2.1 History ................................................. 5 2.1.1 Transistor and integrated circuit CPUs ............................ 6 2.1.2 Microprocessors ....................................... 7 2.2 Operation ............................................... 8 2.2.1 Fetch ............................................. 8 2.2.2 Decode ............................................ 8 2.2.3 Execute ............................................ 9 2.3 Design and implementation ...................................... 9 2.3.1 Control unit .......................................... 9 2.3.2 Arithmetic logic unit ..................................... 9 2.3.3 Integer range ......................................... 10 2.3.4 Clock rate ........................................... 10 2.3.5 Parallelism .........................................
    [Show full text]
  • Resource Guide 2007 /  ©2007 Opensystems Publishing
    y nl t O rin e P gl in r S Fo ©2007 OpenSystems Publishing. Not for distribution. y nl t O rin e P gl in r S Fo ©2007 OpenSystems Publishing. Not for distribution. RSC# 2 @ www.smallformfactors.com/rsc y nl t O rin e P gl in r S Fo RSC# 2 @ www.smallformfactors.com/rsc ©2007 OpenSystems Publishing. Not for distribution. RSC# 3 @ www.smallformfactors.com/rsc www.smallformfactors.com www.pc104online.com Volume 11 • Number 2 Audio/Video ................. 35 COLUMNS Frame grabber Image processing 8 Focus on Form Factors MPEG4 COM Express: standardized embedded modules By Bob Pebly Board level .................. 38 10 European Technology DSP resource boards: PCI-104 Sticks, graphics, and automation innovation PCMCIA/PC card By Hermann Strass System boards 110 Editor’s Insight ly Packages: protecting what’s inside Carrier boards................n 42 By Chris A. Ciufo ETX O FEATURES t Cnommunications .............. 43 SPECIAL: Consortium viewpoint iDatacom: Ethernet Datacom: Serial controller 12 Choosing the appropriate PC/104 format r Datacom: Serial I/O Datacom: USB controller By Kristin Allen, Kristin Allen Marketing & Design P GPS Modem TECHNOLOGY: Desktop trends shrink to small form factors Modem/Fax modem Wireless 16 Integrated CPU cryptography acceleration secures smalll computerse By J. Scott Gardner, Advantage Engineering g Industrial automation .......... 51 20 Gigahertz CPU module is cool, yet tough n Fieldbus: CAN Motion control By Colin McCracken, Ampro ComputersSi 24 Sizing up flash options for mobile devices Mezzanines .................. 53 By Harry Pon, Charles Lee,r and Charles Anyimi, Intel PrAMC 28 Getting off the buso to expand I/O By EarleF Foster, Sealevel Systems Packaging ..................
    [Show full text]
  • STD 7000 7803 Z-80 Processor Card USER's MANUAL
    STD 7000 7803 Z-80 Processor Card USER'S MANUAL o o NOTICE The information in this document is provided for reference only. Pro-Log does not assume any liability arising out of the application or use of the information or products described herein. This document may contain or reference information and products protected by copyrights or o patents and does not convey any license under the patent rights of Pro-Log, nor the rights of others. Printed in U.S.A. Copyright © 1981 by Pro-Log Corporation, Monterey, CA 93940. All rights reserved. However, any part of this document may be reproduced with Pro-Log Corporation cited as the source. () 7803 Z-80 Processor Card USER'S MANUAL c • 11/81 7803 USER'S MANUAL TABLE OF CONTENTS o SECTION TITLE PAGE 1 PRODUCT OVERVIEW 1 2 THE STO BUS 2 STO BUS Summary 7803 Pin Utilization Control Bus Signal Table Processor Status Signals Dynamic RAM Control 3 7803 SPECIFICATIONS 6 Power Requirements Drive Capability and Loading Clock Generator Timing Specifications and Waveforms Mechanical Environmental 4 Z80 ARCHITECTURE AND INSTRUCTION SET 18 Z80 Programming Model Program Compatibility with 8080, 8085 STD Instruction Mnemonics Z80 Instruction Set Interrupts 5 PROGRAM INSTRUCTION TIMING 32 Introduction o Machine Cycles WAIT States DMA Mode Instruction Timing Table Instruction Timing Example 6 MEMORY.AND I/O MAPPING AND CONTROL 39 Memory Addressing 12K-Byte Onboard Memory Input/Output Port Addressing 7 PROGRAM AND HARDWARE DEBUGGING 44 Microprocessor Logic State Analysis Ins tructi on 0 i agnos tic Tab l-es M824 System Analyzer APPENDIX A 7803 STRAPPING OPTIONS 52 APPENDIX B SCHEMATIC AND ASSEMBLY DIAGRAMS 55 o 7803 Z-80 PROCESSOR CARD This card combines a buffered and fully expandable Z-80 microprocessor with onboard RAM and PROM sockets.
    [Show full text]
  • Industrial Embeddded Systems
    IES2010RG.indd 1 4/20/10 11:05 AM Conference: June 7-9, 2010 • Exhibits: June 8-9, 2010 Donald E. Stephens Convention Center • Rosemont, IL • www.sensorsexpo.com Find the Solutions to Your Sensors & Sensing Technology Challenges! Gain the knowledge you need from leading experts and peers in the sensors industry. This year’s Conference Program includes more than 40 Technical Sessions in 8 Tracks covering: • Energy Harvesting • Bio-Sensing • Novel Approaches to Measurement • Low-Power Sensing • MEMS & MCUs • Power/Smart Grid Monitoring & • Wireless Networking • Monitoring Tools & Applications Control Identify specific solutions to your most difficult detection and control-related challenges on the expo floor. Sensors Expo brings together the largest and best-in-class Expo Floor Highlight: showcase of sensing technologies and systems for Open to All Attendees! attendees to evaluate and make informed decisions. The Pavilion Area consists of vendors who provide Energy Harvesting & Power Management solutions capable of capturing, converting, storing and delivering energy in a form that can be used to provide the power needed by the system it serves. The Pavilion also includes an Application Theatre area where vendors will provide demonstrations, and education content, and around Energy Harvesting & Power Management for all Sensors Expo attendees. Sponsors include: Visit www.sensorsexpo.com for a complete list of participating vendors! Register Today at the Early Bird Rates & Co-located with the Embedded Save up to $200 on Your Conference Pass! Systems Conference Chicago! Or, Register Now for a FREE Expo Hall Pass! Subscribers: Visit: www.sensorsexpo.com to register or call 877-232-0132 or 972-620-3036 (outside U.S.).
    [Show full text]
  • Reference Manual VL-586-1 5X86 Industrial CPU Card for the STD 32 Bus
    Reference Manual VL-586-1 5x86 Industrial CPU Card for the STD 32 Bus TM VL-586-1 5x86 Industrial CPU Card for the STD 32 Bus TM M586-1 VL-586-1 5x86 Industrial Computer for the STD 32 Bus REFERENCE MANUAL Doc. Rev. 10/01/2003 (for VL-586-1 Rev. 3) VERSALOGIC CORPORATION WWW.VERSALOGIC.COM 3888 Stewart Road Eugene, OR 97402 (541) 485-8575 Fax (541) 485-5712 Contents Copyright ©2000 All Rights Reserved Notice: Although every effort has been made to ensure this document is error-free, VersaLogic makes no representations or warranties with respect to this product and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. VersaLogic reserves the right to revise this product and associated documentation at any time without obligation to notify anyone of such changes. Table of Contents Other References ...............................................................................................................vi 1. Overview ....................................................................................................................1 Using This Manual ............................................................................................................. 1 Introduction ........................................................................................................................ 1 PC/AT Compatibility............................................................................................. 1 STD/STD32 Bus Compatibility............................................................................
    [Show full text]
  • Compactpci Serial – Compendium
    CompactPCI Serial – Compendium Both CompactPCI PlusIO and CompactPCI Serial is based on CompactPCI, an established standard for building cost-effective, industrial and reliable computers. Users appreciate the modularity, robustness and economic efficiency of CompactPCI. With the new standards they get all these advantages plus fast serial data transfer – including the migration path. Content CompactPCI Serial – Compendium ......................................................................................... 1 History of a New Standard ....................................................................................................... 4 CompactPCI Serial ................................................................................................................... 7 Architecture Overview ................................................................................................................................7 Key Characteristics ............................................................................................................................. 10 Wiring and Connectors ........................................................................................................................ 11 Look Back on CompactPCI: Keep What is Tried and Tested ............................................................. 13 Computer Set-Up as a Star and Mesh .................................................................................................... 13 Modern Computer Architecture ..........................................................................................................
    [Show full text]
  • STD 7000 7801 808SA Processor Card USER's MANUAL
    STD 7000 7801 808SA Processor Card USER'S MANUAL 7801 • 808SA Processor Card USER'S MANUAL e • 9/81 =e;.UOMC.4$iapapntiu"",*n=w#li <Ii:;;;.,;,;;;. n111.,; gin"",".; ... AU MPm?*, 44444444M, MP $ 4¥4A4¥Gq; A • == • l. o o o ------------'--- 7801 USER'S MANUAL • TABLE OF CONTENTS SECTION TITLE PAGE 1 INTRODUCTION 2 THE STD BUS STD BUS Summary 7801 Pin Ut i 1 i za t ion Control Bus Signal Table Processor Status Codes 3 7801 SPECIFICATIONS Power Requirements Drive Capability and Loading Clock Generator Timing and Waveforms Mechanical Environmental 4 80SSA ARCHITECTURE AND INSTRUCTION SET SOSSA Programming Model SOSO/SOSSA/Z80 Compatibility 808SA vs S08S Characteristics STO Instruction Mnemonics Instruction Cross-Reference Table SOSSA Instruction Set Interrupts 5 PROGRAM INSTRUCTION TIMING Introduction WAIT States DMA Mode Instruction Timing Table Programmed Timing Example 6 MEMORY AND I/O MAPPING AND CONTROL Memory Addressing 12K-Byte Onboard Memory Input/Output Port Addressing Onboard Serial I/O Lines 7 PROGRAM AND HARDWARE DEBUGGING Microprocessor Logic State Analysis Instruction Dia9no~tic Tables M82S System Analyzer APPENDIX A 7801 STRAPPING OPTIONS B SCHEMATIC AND ASSEMBLY DIAGRAMS C MS2S SYSTEM ANALYZER DATA SHEET • REV PRO-LOG CORPORATION A \c<cG\ 03 A FORM NO. 101905 >¥ *4 44 i ¥ # PW4 fPA r" , Itt . , WMiiF ,$liCea: ,,::"U,;===, _'"x,,; it "A#II 'Ii X==';;4M&4NMUiI&iM_ SECTION ONE PRODUCT OVERVIEW I I I I SOSSA PROCESSOR CARD This card combines a buffered and fully expandable 10 808SA microprocessor withonboard RAM and I PROM sockets. The 7801 includes 1K byte of RAM with sockets for up to 4K.
    [Show full text]
  • The History of Programmable Switching Systems
    The History of Programmable Switching Systems It’s hard to say exactly what the first switching system was. It was probably an irrigation system of some type, which allowed the distribution of water to different locations using dikes being dug open or built shut. It would have only been considered programmable in the context of some person of authority ordering minions to close the dike by the fig tree and open the dike by the rock that looks like the Pharaoh. Switching systems were basically used as flow devices such as this for a long time. Systems of gates were used to keep track of cattle in stockyards, and mechanical switches were used to redirect cars in train yards. But, once again, these were not really automated since they almost always relied on a person making a decision and taking an action or pushing a button. In order for a switching system to be considered truly programmable, it would have to be operated automatically by some non-human event or device. One of the sad aspects of the switching system business is that the system is almost always designed to replace a human being, as any decent robotic device usually does. This would cause me to lose much sleep, if it wasn’t for the fact that the switching system is usually taking a job that a human being has begged to be relieved from. Anyone who doesn’t believe this should find a computer or audio device and unplug all the cables and then plug them all back in.
    [Show full text]
  • COMPUTER ARCHITECTURE and SECURITY Information Security Series
    COMPUTER ARCHITECTURE AND SECURITY Information Security Series The Wiley-HEP Information Security Series systematically introduces the fundamentals of information security design and application. The goals of the Series are: to provide fundamental and emerging theories and techniques to stimulate more research in cryptol- ogy, algorithms, protocols, and architectures; to inspire professionals to understand the issues behind important security problems and the ideas behind the solutions; to give references and suggestions for additional reading and further study. The Series is a joint project between Wiley and Higher Education Press (HEP) of China. Publications consist of advanced textbooks for graduate students as well as researcher and practitioner references covering the key areas, including but not limited to: – Modern Cryptography – Cryptographic Protocols and Network Security Protocols – Computer Architecture and Security – Database Security – Multimedia Security – Computer Forensics – Intrusion Detection Lead Editors Songyuan Yan London, UK Moti Yung Columbia University, USA John Rief Duke University, USA Editorial Board Liz Bacon University of Greenwich, UK Kefei Chen Shanghai Jiaotong University, China Matthew Franklin University of California, USA Dieter Gollmann Hamburg University of Technology, Germany Yongfei Han Beijing University of Technology, China ONETS Wireless & Internet Security Tech. Co., Ltd. Singapore Kwangjo Kim KAIST-ICC, Korea David Naccache Ecole Normale Superieure, France Dingyi Pei Guangzhou University,
    [Show full text]