DOCSLIB.ORG

PC Hardware Contents

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
PC Hardware Contents PC Hardware Contents 1 Computer hardware 1 1.1 Von Neumann architecture ...................................... 1 1.2 Sales .................................................. 1 1.3 Different systems ........................................... 2 1.3.1 Personal computer ...................................... 2 1.3.2 Mainframe computer ..................................... 3 1.3.3 Departmental computing ................................... 4 1.3.4 Supercomputer ........................................ 4 1.4 See also ................................................ 4 1.5 References ............................................... 4 1.6 External links ............................................. 4 2 Central processing unit 5 2.1 History ................................................. 5 2.1.1 Transistor and integrated circuit CPUs ............................ 6 2.1.2 Microprocessors ....................................... 7 2.2 Operation ............................................... 8 2.2.1 Fetch ............................................. 8 2.2.2 Decode ............................................ 8 2.2.3 Execute ............................................ 9 2.3 Design and implementation ...................................... 9 2.3.1 Control unit .......................................... 9 2.3.2 Arithmetic logic unit ..................................... 9 2.3.3 Integer range ......................................... 10 2.3.4 Clock rate ........................................... 10 2.3.5 Parallelism .......................................... 11 2.4 Performance ............................................. 13 2.5 See also ................................................ 14 2.6 Notes ................................................. 14 2.7 References .............................................. 15 2.8 External links ............................................. 15 3 Chipset 16 i ii CONTENTS 3.1 Computers .............................................. 16 3.2 Move toward processor integration in PCs .............................. 17 3.3 See also ................................................ 17 3.4 Notes ................................................. 17 4 Graphics processing unit 18 4.1 History ................................................. 18 4.1.1 1980s ............................................. 18 4.1.2 1990s ............................................. 19 4.1.3 2000 to 2006 ......................................... 20 4.1.4 2006 to present ........................................ 20 4.1.5 GPU companies ........................................ 20 4.2 Computational functions ........................................ 21 4.2.1 GPU accelerated video decoding ............................... 21 4.3 GPU forms .............................................. 21 4.3.1 Dedicated graphics cards ................................... 21 4.3.2 Integrated graphics solutions ................................. 22 4.3.3 Hybrid solutions ........................................ 22 4.3.4 Stream Processing and General Purpose GPUs (GPGPU) .................. 23 4.3.5 External GPU (eGPU) .................................... 23 4.4 Sales .................................................. 23 4.5 See also ................................................ 24 4.5.1 Hardware ........................................... 24 4.5.2 APIs .............................................. 24 4.5.3 Applications .......................................... 24 4.6 References ............................................... 24 4.7 External links ............................................. 25 5 Random-access memory 26 5.1 History ................................................. 26 5.2 Types of RAM ............................................ 27 5.3 Memory hierarchy ........................................... 28 5.4 Other uses of RAM .......................................... 28 5.4.1 Virtual memory ........................................ 28 5.4.2 RAM disk ........................................... 28 5.4.3 Shadow RAM ......................................... 28 5.5 Recent developments ......................................... 28 5.6 Memory wall ............................................. 29 5.7 See also ................................................ 29 5.8 Notes and references ......................................... 29 5.9 External links ............................................. 30 CONTENTS iii 6 Read-only memory 31 6.1 History ................................................ 31 6.1.1 Use for storing programs ................................... 32 6.1.2 Use for storing data ..................................... 33 6.2 Types ................................................. 33 6.2.1 Semiconductor based ..................................... 33 6.2.2 Other technologies ...................................... 34 6.3 Speed ................................................. 34 6.3.1 Reading ............................................ 34 6.3.2 Writing ............................................ 34 6.4 Endurance and data retention ..................................... 35 6.5 Content images ............................................ 35 6.6 See also ................................................ 35 6.7 Terminology ............................................. 35 6.8 References .............................................. 35 7 BIOS 36 7.1 History ................................................ 36 7.2 User interface ............................................. 36 7.3 Operation ............................................... 37 7.3.1 System startup ........................................ 37 7.3.2 Boot process ......................................... 37 7.3.3 Boot environment ...................................... 38 7.4 Extensions (option ROMs) ...................................... 39 7.4.1 Boot procedure ........................................ 39 7.4.2 Initialization ......................................... 40 7.4.3 Physical placement ...................................... 40 7.5 Operating system services ...................................... 40 7.5.1 Processor microcode updates ................................. 41 7.5.2 Identification ......................................... 41 7.5.3 Overclocking ......................................... 41 7.5.4 Modern use .......................................... 41 7.6 Configuration ............................................. 41 7.6.1 Setup utility ......................................... 41 7.6.2 Reprogramming ....................................... 42 7.7 Hardware ............................................... 42 7.8 Vendors and products ......................................... 43 7.9 Security ................................................ 43 7.10 Alternatives and successors ...................................... 45 7.11 See also ................................................ 45 7.12 Notes ................................................. 45 7.13 References .............................................. 45 iv CONTENTS 7.14 Further reading ............................................ 46 7.15 External links ............................................. 46 8 Bootstrapping 47 8.1 Etymology .............................................. 47 8.2 Applications .............................................. 47 8.2.1 Computing .......................................... 47 8.2.2 Research ........................................... 49 8.2.3 Statistics ............................................ 49 8.2.4 Business ............................................ 49 8.2.5 Biology ............................................ 49 8.2.6 Law .............................................. 49 8.2.7 Linguistics .......................................... 49 8.2.8 Physics ............................................ 49 8.2.9 Electronics .......................................... 49 8.2.10 Electric power grid ...................................... 50 8.2.11 Cellular networks ....................................... 50 8.2.12 Media ............................................. 50 8.3 See also ................................................ 50 8.4 References ............................................... 50 8.5 External links ............................................. 51 9 Firmware 52 9.1 Origin of the term ........................................... 52 9.2 Personal computers .......................................... 52 9.3 Consumer products .......................................... 53 9.4 Automobiles .............................................. 53 9.5 Examples ............................................... 53 9.6 Flashing ................................................ 54 9.7 Firmware hacking ........................................... 54 9.7.1 HDD firmware hacks ..................................... 54 9.8 Security risks ............................................. 54 9.9 See also ................................................ 55 9.10 References .............................................. 55 9.11 External links ............................................. 55 10 Unified Extensible Firmware Interface 56 10.1 History ................................................ 56 10.2 Advantages .............................................. 56 10.3 Compatibility ............................................. 57 10.3.1 Processor compatibility ................................... 57 10.3.2 Disk device compatibility .................................. 57 CONTENTS v 10.4 Features ...............................................
Load more

Recommended publications
  • Project Log 2 2 LPC2148 USB Bootloader
    Project Log 2 Project Title: USB MicroSD Card Reader EEE G512 Embedded System Design October 2018 Submitted by: Submitted to: Joy Parikh j 2016A3PS0136P Dr. Devesh Samaiya Rutwik Narendra Jain j 2015A3PS0726P 2 LPC2148 USB Bootloader The LPC2148 USB bootloader performs three steps: 1. The bootloader checks to see if a USB cable has been plugged in. If the LPC2148 detects the presence of a USB cable then it initiates a USB Mass Storage system. This will cause the target board to appear on any computer platform as a removable flash drive. The user can then seamlessly transfer files to the flash drive. In the background, the LPC2148 moves the user's files onto the SD card using the FAT16 file system. 2. The next thing the bootloader does is look for a firmware file (a file named FW.SFE). This file contains the desired operating firmware (in a binary file format) for the LPC2148 mi- croprocessor. If the bootloader finds this file on the FAT16 system then it programs the contents of this file to the flash memory of the LPC2148. In this way, the bootloader acts as a \programmer" for the LPC2148; and we can upgrade the firmware on the LPC2148 simply by loading a new file onto the micro SD card. 3. After performing the first two checks, the bootloader calls the main firmware. The main code should not even know that the bootloader was used and will run normally. 2.1 Details The USB device class used is MSCD (Mass Storage Class Device). The MSCD presents easy integration with PC's operating systems.
    [Show full text]
  • NVIDIA Opengl in 2012 Mark Kilgard
    NVIDIA OpenGL in 2012 Mark Kilgard • Principal System Software Engineer – OpenGL driver and API evolution – Cg (“C for graphics”) shading language – GPU-accelerated path rendering • OpenGL Utility Toolkit (GLUT) implementer • Author of OpenGL for the X Window System • Co-author of Cg Tutorial Outline • OpenGL’s importance to NVIDIA • OpenGL API improvements & new features – OpenGL 4.2 – Direct3D interoperability – GPU-accelerated path rendering – Kepler Improvements • Bindless Textures • Linux improvements & new features • Cg 3.1 update NVIDIA’s OpenGL Leverage Cg GeForce Parallel Nsight Tegra Quadro OptiX Example of Hybrid Rendering with OptiX OpenGL (Rasterization) OptiX (Ray tracing) Parallel Nsight Provides OpenGL Profiling Configure Application Trace Settings Parallel Nsight Provides OpenGL Profiling Magnified trace options shows specific OpenGL (and Cg) tracing options Parallel Nsight Provides OpenGL Profiling Parallel Nsight Provides OpenGL Profiling Trace of mix of OpenGL and CUDA shows glFinish & OpenGL draw calls Only Cross Platform 3D API OpenGL 3D Graphics API • cross-platform • most functional • peak performance • open standard • inter-operable • well specified & documented • 20 years of compatibility OpenGL Spawns Closely Related Standards Congratulations: WebGL officially approved, February 2012 “The web is now 3D enabled” Buffer and OpenGL 4 – DirectX 11 Superset Event Interop • Interop with a complete compute solution – OpenGL is for graphics – CUDA / OpenCL is for compute • Shaders can be saved to and loaded from binary
    [Show full text]
  • Pcbs : 465 in 1 Babystar PCB
    PCBs : 465 in 1 BabyStar PCB 465 in 1 BabyStar PCB 465 in 1 BabyStar PCB 465 Games in 1 BabyStar PCB Rating: Not Rated Yet Price: Sales price: $274.95 Discount: Ask a question about this product Description 465 in 1 BabyStar PCB ***ATX Power Supply with P4 connector required for operation*** JAMMA ready arcade system containing 465 vertical ready to play games. Choose from classics like Ms. Pac man, Donkey Kong, and Frogger to great shooters like 19XX, Strikers 1945 II, and Varth! The game selection menu is easy to understand and navigate. To select a game, scroll through the list and press your button to select. At anytime during the active game aplayer can return back to main game selection menu by holding in the start button for 3 seconds. This sytem runs on a stable flash drive. No hard drive to ever fail! Supports Vertically mounted monitors only. Universal JAMMA Connector. User Friendly Game Selection Screen. P4 Motherboard using genuine Intel Processor and Card Flash memory creates a faster/more stable system! User Adjustable Game Options (Game Dip Switch Settings; Number of Lives, Difficulty, etc). Supports 1-4 Player Games (players 3 & 4 via linking - kit included). Supports two-channel audio (Stereo Sound). Supports CGA Standard Arcade Monitor (15kHz). Supports Upright Cabinets (will not flip screen for cocktails). Enable One Game (for a dedicated machine if desired) or All Games. Enable/Disable Individual Game Categories From Showing. Delete/Undelete Each Game. Set Coin/Credit Ratio of All Games with One Setting. Supports a Coin Counter. System Specifications: JAMMA Controller/Interface PCB.
    [Show full text]
  • Optional Package 1WIRE Paket OPT OW V. 1.0.0 Für Fli4l - 3.4.0
    Optional Package 1WIRE Paket OPT_OW V. 1.0.0 für Fli4L - 3.4.0 Karl M. Weckler [email protected] Rockenberg, Mai 2009 OPT_OW Inhaltsverzeichnis Paket OPT_OW.......................................................................................................... 1 Inhaltsverzeichnis ....................................................................................................... 2 Dokumentation des Paketes OPT_OW ...................................................................... 3 1. Einleitung................................................................................................................ 3 1.1. OPT_OW ......................................................................................................... 3 1.2. OW = OneWire = 1-Wire .................................................................................. 3 1.2.1. Der 1-Wire Standard.................................................................................. 3 1.2.2. 1-Wire-Bauteile.......................................................................................... 3 1.2.3. 1-Wire Bus................................................................................................. 3 1.3. OWFS .............................................................................................................. 4 1.4. Fuse................................................................................................................. 4 2. Lizenz ....................................................................................................................
    [Show full text]
  • Multiprocessor Initialization of INTEL SOC in Coreboot
    Multiprocessor Initialization OF INTEL SOC in Coreboot Pratik Prajapati ([email protected]) Subrata Banik ([email protected]) 1 Agenda • Intel Multiple Processor (MP) Initialization • Coreboot + Intel FSP Boot Flow • Problem with existing model • Solution space • Design • Future Scope 2 Intel Multiple Processor (MP) Initialization • The IA-32 architecture (beginning with the P6 family processors) defines a multiple-processor (MP) initialization protocol called the Multiprocessor Specification Version 1.4. • The MP initialization protocol has the following important features: • It supports controlled booting of multiple processors without requiring dedicated system hardware. • It allows hardware to initiate the booting of a system without the need for a dedicated signal or a predefined boot processor. • It allows all IA-32 processors to be booted in the same manner, including those supporting Intel Hyper-Threading Technology. • The MP initialization protocol also applies to MP systems using Intel 64 processors. • Entire CPU multiprocessor initialization can be divided into two parts – BSP (Boot Strap Processor) Initialization – AP (Application Processor) Initialization Reference: Intel SDM Multiple Processor Init - section 8.4 3 Coreboot + Intel FSP (Firmware support package) Boot Flow Coreboot/BIOS FSP * Coreboot uses its own temp ram init code. 4 Problem Statement with existing model • Background: Coreboot is capable enough to handle multiprocessor initialization on IA platforms. So ideally, CPU features programming can be part of Coreboot MP Init sequence. • But, there might be some cases where certain feature programming can't be done with current flow of MP init sequence. Because, Intel FSP-S has to program certain registers to meet silicon init flow due to SAI (Security Attributes of Initiator) and has to lock other registers before exiting silicon init API.
    [Show full text]
  • Parallel Rendering on Hybrid Multi-GPU Clusters
    Eurographics Symposium on Parallel Graphics and Visualization (2012) H. Childs and T. Kuhlen (Editors) Parallel Rendering on Hybrid Multi-GPU Clusters S. Eilemann†1, A. Bilgili1, M. Abdellah1, J. Hernando2, M. Makhinya3, R. Pajarola3, F. Schürmann1 1Blue Brain Project, EPFL; 2CeSViMa, UPM; 3Visualization and MultiMedia Lab, University of Zürich Abstract Achieving efficient scalable parallel rendering for interactive visualization applications on medium-sized graphics clusters remains a challenging problem. Framerates of up to 60hz require a carefully designed and fine-tuned parallel rendering implementation that fits all required operations into the 16ms time budget available for each rendered frame. Furthermore, modern commodity hardware embraces more and more a NUMA architecture, where multiple processor sockets each have their locally attached memory and where auxiliary devices such as GPUs and network interfaces are directly attached to one of the processors. Such so called fat NUMA processing and graphics nodes are increasingly used to build cost-effective hybrid shared/distributed memory visualization clusters. In this paper we present a thorough analysis of the asynchronous parallelization of the rendering stages and we derive and implement important optimizations to achieve highly interactive framerates on such hybrid multi-GPU clusters. We use both a benchmark program and a real-world scientific application used to visualize, navigate and interact with simulations of cortical neuron circuit models. Categories and Subject Descriptors (according to ACM CCS): I.3.2 [Computer Graphics]: Graphics Systems— Distributed Graphics; I.3.m [Computer Graphics]: Miscellaneous—Parallel Rendering 1. Introduction Hybrid GPU clusters are often build from so called fat render nodes using a NUMA architecture with multiple The decomposition of parallel rendering systems across mul- CPUs and GPUs per machine.
    [Show full text]
  • I Am |The Nikon 1
    I AM | THE NIKON 1 I AM THE NEW ADVANCED CAMERA WITH INTERCHANGEABLE LENS I AM | THE INTELLIGENT CAMERA The result is Nikon 1 — an intelligent camera Built to let you shoot images you would never have Nikon 1 system crafted to bring new levels of speed, believed possible, they can start recording simplicity and enjoyment to the way you capture images before you fully press the shutter button Every now and then a real game your world. and continue after you’ve clicked. changer comes along Astonishingly fast, stunningly compact and And we didn’t just focus on the new. In fact, when amazingly precise, both of our first-generation it came to crafting the cameras’ 1 mount system, we We could have done everything the easy way and used existing technology. Nikon 1 cameras put the power to shoot impressive drew on more than 50 years of expertise. But we decided to go back to the drawing board and re-imagine how cameras stills and movies right into the palm of your hand. are designed. The 1 mount is what allows you to use the Nikon 1 Exceptionally intuitive to use, they offer fully system’s range of interchangeable 1 NIKKOR automatic operation. lenses. Engineered to ensure each lens communi- cates perfectly with the camera, it enables still Equipped with the fastest autofocus system1 in the image and movie recording without compromise. world and a high-speed image processor, they ensure the best possible shots in any situation. 1 The world’s shortest shooting time lag (as determined by Nikon performance tests).
    [Show full text]
  • Developer Tools Showcase
    Developer Tools Showcase Randy Fernando Developer Tools Product Manager NVISION 2008 Software Content Creation Performance Education Development FX Composer Shader PerfKit Conference Presentations Debugger mental mill PerfHUD Whitepapers Artist Edition Direct3D SDK PerfSDK GPU Programming Guide NVIDIA OpenGL SDK Shader Library GLExpert Videos CUDA SDK NV PIX Plug‐in Photoshop Plug‐ins Books Cg Toolkit gDEBugger GPU Gems 3 Texture Tools NVSG GPU Gems 2 Melody PhysX SDK ShaderPerf GPU Gems PhysX Plug‐Ins PhysX VRD PhysX Tools The Cg Tutorial NVIDIA FX Composer 2.5 The World’s Most Advanced Shader Authoring Environment DirectX 10 Support NVIDIA Shader Debugger Support ShaderPerf 2.0 Integration Visual Models & Styles Particle Systems Improved User Interface Particle Systems All-New Start Page 350Z Sample Project Visual Models & Styles Other Major Features Shader Creation Wizard Code Editor Quickly create common shaders Full editor with assisted Shader Library code generation Hundreds of samples Properties Panel Texture Viewer HDR Color Picker Materials Panel View, organize, and apply textures Even More Features Automatic Light Binding Complete Scripting Support Support for DirectX 10 (Geometry Shaders, Stream Out, Texture Arrays) Support for COLLADA, .FBX, .OBJ, .3DS, .X Extensible Plug‐in Architecture with SDK Customizable Layouts Semantic and Annotation Remapping Vertex Attribute Packing Remote Control Capability New Sample Projects 350Z Visual Styles Atmospheric Scattering DirectX 10 PCSS Soft Shadows Materials Post‐Processing Simple Shadows
    [Show full text]
  • Programming Graphics Hardware Overview of the Tutorial: Afternoon
    Tutorial 5 ProgrammingProgramming GraphicsGraphics HardwareHardware Randy Fernando, Mark Harris, Matthias Wloka, Cyril Zeller Overview of the Tutorial: Morning 8:30 Introduction to the Hardware Graphics Pipeline Cyril Zeller 9:30 Controlling the GPU from the CPU: the 3D API Cyril Zeller 10:15 Break 10:45 Programming the GPU: High-level Shading Languages Randy Fernando 12:00 Lunch Tutorial 5: Programming Graphics Hardware Overview of the Tutorial: Afternoon 12:00 Lunch 14:00 Optimizing the Graphics Pipeline Matthias Wloka 14:45 Advanced Rendering Techniques Matthias Wloka 15:45 Break 16:15 General-Purpose Computation Using Graphics Hardware Mark Harris 17:30 End Tutorial 5: Programming Graphics Hardware Tutorial 5: Programming Graphics Hardware IntroductionIntroduction toto thethe HardwareHardware GraphicsGraphics PipelinePipeline Cyril Zeller Overview Concepts: Real-time rendering Hardware graphics pipeline Evolution of the PC hardware graphics pipeline: 1995-1998: Texture mapping and z-buffer 1998: Multitexturing 1999-2000: Transform and lighting 2001: Programmable vertex shader 2002-2003: Programmable pixel shader 2004: Shader model 3.0 and 64-bit color support PC graphics software architecture Performance numbers Tutorial 5: Programming Graphics Hardware Real-Time Rendering Graphics hardware enables real-time rendering Real-time means display rate at more than 10 images per second 3D Scene = Image = Collection of Array of pixels 3D primitives (triangles, lines, points) Tutorial 5: Programming Graphics Hardware Hardware Graphics Pipeline
    [Show full text]
  • Linux. Sécuriser Un Réseau
    11960_Securiser_Linux_XP 31/10/06 9:40 Page 1 Cahiers Cahiers de de l’Admin Collection dirigée par Nat Makarévitch Delaunay Boutherin l’Admin B. B. Ingénieur de formation, Bernard Boutherin a éd. éd. e été administrateur système et e 3 édition réseau successivement dans e trois laboratoires du CNRS. Il 3 est actuellement responsable in- 3 Quelles règles d’or appliquer pour préserver la sûreté d’un réseau Linux ? formatique du LPSC à Grenoble Comment protéger les systèmes et les données ? et est chargé de mission pour la sécurité informatique auprès de la direction de l’IN2P3 (18 labo- Grâce à des principes simples et à la mise en œuvre d’outils libres réputés pour ratoires de recherche, près de leur efficacité, on apprendra dans ce cahier à améliorer l’architecture d’un réseau trois mille utilisateurs). d’entreprise et à le protéger contre les intrusions, dénis de service et autres Bernard Boutherin attaques. On verra notamment comment filtrer des flux (netfilter/IPtables…), De formation universitaire, sécuriser la messagerie (milter-greylist, ClamAV…), chiffrer avec SSL (stunnel…) Benoit Delaunay travaille Benoit Delaunay et (Open)SSH. On étudiera les techniques et outils de surveillance (métrologie avec actuellement au Centre de Cal- MRTG, empreintes Tripwire, détection d’intrusion avec des outils tel Snort, créa- cul de l’IN2P3 (Institut National tion de tableaux de bord) et l’authentification unique (SSO) avec LDAP, Kerberos, de Physique Nucléaire et de PAM, les certificats X509 et les PKI… Physique des Particules). Il y est Linux administrateur système et ré- Linux seau en charge de la sécurité informatique.
    [Show full text]
  • UG103.6: Bootloader Fundamentals
    UG103.6: Bootloader Fundamentals This document introduces bootloading for Silicon Labs network- ing devices. It describes the concepts of standalone and applica- KEY POINTS tion bootloaders and discusses their relative strengths and weak- • Introduces the Gecko Bootloader. nesses. In addition, it looks at design and implementation details • Summarizes the key features the for each method. Finally, it describes the bootloader file format. bootloaders support and the design decisions associated with selecting a Silicon Labs’ Fundamentals series covers topics that project managers, application de- bootloader. signers, and developers should understand before beginning to work on an embedded • Describes bootloader file formats. networking solution using Silicon Labs chips, networking stacks such as EmberZNet PRO or Silicon Labs Bluetooth®, and associated development tools. The documents can be used as a starting place for anyone needing an introduction to developing wire- less networking applications, or who is new to the Silicon Labs development environ- ment. silabs.com | Building a more connected world. Rev. 1.7 UG103.6: Bootloader Fundamentals Introduction 1. Introduction The bootloader is a program stored in reserved flash memory that can initialize a device, update firmware images, and possibly perform some integrity checks. Firmware image update occurs on demand, either by serial communication or over the air. Production-level pro- gramming is typically done during the product manufacturing process yet it is desirable to be able to reprogram the system after produc- tion is complete. More importantly, it is valuable to be able to update the device's firmware with new features and bug fixes after deploy- ment. The firmware image update capability makes that possible.
    [Show full text]
  • Parallel Texture-Based Vector Field Visualization on Curved Surfaces Using GPU Cluster Computers
    Eurographics Symposium on Parallel Graphics and Visualization (2006) Alan Heirich, Bruno Raffin, and Luis Paulo dos Santos (Editors) Parallel Texture-Based Vector Field Visualization on Curved Surfaces Using GPU Cluster Computers S. Bachthaler1, M. Strengert1, D. Weiskopf2, and T. Ertl1 1Institute of Visualization and Interactive Systems, University of Stuttgart, Germany 2School of Computing Science, Simon Fraser University, Canada Abstract We adopt a technique for texture-based visualization of flow fields on curved surfaces for parallel computation on a GPU cluster. The underlying LIC method relies on image-space calculations and allows the user to visualize a full 3D vector field on arbitrary and changing hypersurfaces. By using parallelization, both the visualization speed and the maximum data set size are scaled with the number of cluster nodes. A sort-first strategy with image-space decomposition is employed to distribute the workload for the LIC computation, while a sort-last approach with an object-space partitioning of the vector field is used to increase the total amount of available GPU memory. We specifically address issues for parallel GPU-based vector field visualization, such as reduced locality of memory accesses caused by particle tracing, dynamic load balancing for changing camera parameters, and the combination of image-space and object-space decomposition in a hybrid approach. Performance measurements document the behavior of our implementation on a GPU cluster with AMD Opteron CPUs, NVIDIA GeForce 6800 Ultra GPUs, and Infiniband network connection. Categories and Subject Descriptors (according to ACM CCS): I.3.3 [Computer Graphics]: Viewing algorithms I.3.3 [Three-Dimensional Graphics and Realism]: Color, shading, shadowing, and texture 1.
    [Show full text]