DOCSLIB.ORG

Mos Capacitor – Mosfet Transistor – Mos Inverters

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Mos Capacitor – Mosfet Transistor – Mos Inverters MOS CAPACITOR – MOSFET TRANSISTOR – MOS INVERTERS Prof. Philippe LORENZINI Polytech-Nice Sophia Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 2 Outline • Metal Oxyde Semiconductor Structure • MOS Transistor • MOS Inverters • NMOS • CMOS Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 3 • Two definitions (only 2!) • Work Function (Travail de sortie)eM : this is the energy we have to give to an electron to extract it of metal without kinetic energy. It reaches the "vacuum level". Work function is the energy difference between the vacuum level and the highest occupied energy level, ie the Fermi level. • Electron Affinity (Affinité électronique )e SC : it’s the difference between the vacuum level and the bottom of the conduction band. It’s only defined for SC and not for Metal. • Unity for both of them: eV (electron volt) Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 4 Metal Oxyde Semiconductor Structure Energy band diagram of the three components of a MOS system MOS capacitor E g SC SC 2e fi Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 5 Field Effect Transistor • The field effect is the variation of the conductance of a channel in a semiconductor by the application of an electric field Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 6 Equilibrium of MOS structure dV d 2V (x) Vbi M SC , E , 2 dx dx SC Metal SC(n) Metal SC(n) e SC eSC eVbi e E M C e e M SC e E SC F EC EF E F EF E V EV dx Independant system Equilibrium state Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 7 Ox The five regimes : a function of work function (a) Accumulation (b) Flat band (c) Desertion / depletion (d) Weak inversion (e) Strong inversion Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 8 Energy band diagram for ideal n and p type MOS capacitors under different bias conditions Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 9 Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 10 Field, potential and charges in Silicon We suppose we deal with a p type semiconductor: warning: in few books, e E E 0 absolute value is not Fi F Fi present!!!! V (x ) 0, V (x 0) Vs, Vg Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 11 Field, potential and charges in Silicon d2V (x) Poisson’s Equation: 2 dx SC (x) ep(x) n(x) N D (x) N A (x) Charge density e e Fi Fi p n N N n n exp( ) p0 ni exp( ) 0 0 A D 0 i kT kT eV(x) e(V (x) ) n(x) n exp( ) n exp( Fi ) 0 kT i kT e(V (x) Fi ) eV (x) p(x) ni exp( ) p0 exp kT kT Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 12 Field, potential and charges in Silicon eV ( x) eV ( x) kT kT (x) en0 p0 p0e n0e 2 eV (x) eV (x) d V (x) e kT kT 2 p0 (e 1) n0 (e 1) dx SC d 2V (x) d dV (x) d dV (x) dV (x) dx 2 dx dx dV dx dx eV ( x) eV ( x) dV (x) dV (x) e kT kT d p0 (e 1) n0 (e 1)dV (x) dx dx SC Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 13 Field, potential and charges in Silicon •We compute the integral from bulk to a point x in SC dV ( x ) MO S V(x=« bulk »)=0 et 0 Vg dx bulk eV (x) eV (x) dV (x) V ( x) dx dV (x) dV (x) e kT kT d p0 (e 1) n0 (e 1) dV (x) 0 0 dx dx SC dV (x) And the Electric Field is given by: E(x) dx 2 eV (x) eV (x) 2 dV (x) 2kTp0 eV (x) n0 eV (x) E (x) e kT 1 e kT 1 dx SC kT p0 kT Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 14 Field, potential and charges in Silicon 2 2 eV (x) eV (x) 2 dV (x) kT 2 kT eV (x) n0 kT eV (x) E (x) 2 e 1 e 1 dx e LD kT p0 kT SC kT With the Debye length: LD 2 e po Q If we use the Gauss’s theorem: SC E(x 0) ES SC 1 eV e(V 2 ) 2 S S FI kT SC 2 kT eVS kT n0 eVS QSC e 1 e 1 Qmetal e LD kT p0 kT Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 15 Allways negligible (p type) Field, potential and charges in Silicon 1 eV e(V 2 ) 2 S S FI kT SC 2 kT eVS kT n0 eVS QSC e 1 e 1 Qmetal e LD kT p0 kT For Vs (and so Vg) negative (accumulation) For Vs (and Vg) positive but less than 2fi (depletion – weak inversion) For Vs (and Vg) > 2fi (strong inversion) Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 16 Weak / Strong Inversion 2kT N A VS 2 Fi ln e ni eFI ns=p0=NA This condition will define a very important parameter of the struture: the threshold voltage or the required gate voltage to put the transistor in strong inversion regime Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 17 Measurement of capacitance in Ideal MOS Structure The C-V curve is usually measured with a CV meter: • We apply a DC bias voltage Vg + small sinusoidal signal (100 Hz to 10 MHz) • We measure the capacitive current with an AC meter (90 degree phase shift) => icap/vac =C Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 18 Measurement of capacitance in Ideal MOS Structure When a voltage Vg is applied to the MOS Gate, part of it appears as a potential drop across oxide and the rest of it appears as a band bending Vs in silicon: Q SC SC is grounded, Vg Vox VSC VS so V =VS Cox SC V(X) MO S VOX Vg VG V Vox VSC S Oxide and Silicon have -t 0 X capacitor behavior OX Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 19 Measurement of capacitance in Ideal MOS Structure • Oxide capacitance: as a parallel‐plate capacitor ox 2 Cox F/cm dox • We can also write : QM QM dQM Cox VOX (VG VS ) d(VG VS ) Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 20 Measurement of capacitance in Ideal MOS Structure • Semiconductor (silicon) capacitance (charge in SC) d(QSC ) d(QM ) CSC (voltage across SC) dVS dVS Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 21 Measurement of capacitance in Ideal MOS Structure M O S Vg • Global capacitance of the structure: Vox VSC dQM dQSC CMOS dVG dVG • If we combine the 3 relations above : 1 1 1 2 capacitances connected in series CMOS Cox CSC Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 22 Measurement of capacitance in Ideal MOS Structure • Total charge in SC depends on different regimes 2 types of charges, fixed and mobile/free: QSC free carriers charges fixed charges QS Qdep Semiconductor capacitance can be written as: dQsc (dQS dQdep ) dQS dQdep CSC dVS dVS dVS dVS Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 23 Measurement of capacitance in Ideal MOS Structure • Total charge in SC depends on different regimes 2 types of charges, fixed and mobile/free: QSC free carriers charges fixed charges QS Qdep Semiconductor capacitance can be written as: dQ sc C SC C S C dep dV S Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 24 Measurement of capacitance in Ideal MOS Structure • Summary: MOS capacitor is equivalent : - of 2 capacitors series connected, COX and CSC - CSC is equivalent of two capacitors - the two are variable and be view as 2 capacitors in // C ox Cox Csc Cs Cdep Conclusion: the whole capacitance of MOS structure is function of bias conditions or operating regime through CSC Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 25 Capacitance of MOS structure • Accumulation Regime: VS<0 ie VG<0 1 eV e(V 2 ) 2 S S FI kT SC 2 kT eVS kT n0 eVS QSC e 1 e 1 Qmetal e LD kT p0 kT eV S SC 2 kT 2 kT Q SC e 0 eL D dQSC e e CSC QSC Cox Vg VS dVs 2kT 2kT Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 26 Capacitance of MOS structure • Accumulation Regime: VS<0 ie VG<0 1 eV eV 2 S S kT SC 2 kT eVS n0 kT eVS QSC e 1 e 1 Qmetal e LD kT p0 kT 2kT 1 1 1 1 e C ox CMOS Cox CSC Cox Vg VS Csc 2kT 1 1 1 e C C V V MOS ox g S Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 27 Capacitance of MOS structure • Accumulation Regime: VS<0 ie VG<0 1 eV eV 2 S S kT SC 2 kT eVS n0 kT eVS QSC e 1 e 1 Qmetal e LD kT p0 kT kT=26 meV, in accumulation regime VS is around ‐0,3 V to ‐0,4 V, as soon as VG<‐1 to ‐2 V, so we can simplify to: 2 kT 1 1 1 1 e C C V V C MOS ox g S ox Pr. Ph.Lorenzini From MOS Capacitor to CMOS inverter 28 Capacitance of MOS structure • Flat Band: VS =0 V ie VG=0 V (warning : ideal structure!!!!!) SC Analytical computing: CSC ( fb) LD C ( fb) ox ox MOS ox ox kT SC dox LD d ox SC SC e N A Pr.
Load more

Recommended publications
  • Run Capacitor Info-98582
    Run Cap Quiz-98582_Layout 1 4/16/15 10:26 AM Page 1 ® Run Capacitor Info WHAT IS A CAPACITOR? Very simply, a capacitor is a device that stores and discharges electrons. While you may hear capacitors referred to by a variety of names (condenser, run, start, oil, etc.) all capacitors are comprised of two or more metallic plates separated by an insulating material called a dielectric. PLATE 1 PLATE 2 A very simple capacitor can be made with two plates separated by a dielectric, in this PLATE 1 PLATE 2 case air, and connected to a source of DC current, a battery. Electrons will flow away from plate 1 and collect on plate 2, leaving it with an abundance of electrons, or a “charge”. Since current from a battery only flows one way, the capacitor plate will stay BATTERY + – charged this way unless something causes current flow. If we were to short across the plates with a screwdriver, the resulting spark would indicate the electrons “jumping” from plate 2 to plate 1 in an attempt to equalize. As soon as the screwdriver is removed, plate 2 will again collect a PLATE 1 PLATE 2 charge. + BATTERY – Now let’s connect our simple capacitor to a source of AC current and in series with the windings of an electric motor. Since AC current alternates, first one PLATE 1 PLATE 2 MOTOR plate, then the other would be charged and discharged in turn. First plate 1 is charged, then as the current reverses, a rush of electrons flow from plate 1 to plate 2 through the motor windings.
    [Show full text]
  • Switched-Capacitor Circuits
    Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto ([email protected]) ([email protected]) University of Toronto 1 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Opamps • Ideal opamps usually assumed. • Important non-idealities — dc gain: sets the accuracy of charge transfer, hence, transfer-function accuracy. — unity-gain freq, phase margin & slew-rate: sets the max clocking frequency. A general rule is that unity-gain freq should be 5 times (or more) higher than the clock-freq. — dc offset: Can create dc offset at output. Circuit techniques to combat this which also reduce 1/f noise. University of Toronto 2 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Double-Poly Capacitors metal C1 metal poly1 Cp1 thin oxide bottom plate C1 poly2 Cp2 thick oxide C p1 Cp2 (substrate - ac ground) cross-section view equivalent circuit • Substantial parasitics with large bottom plate capacitance (20 percent of C1) • Also, metal-metal capacitors are used but have even larger parasitic capacitances. University of Toronto 3 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Switches I I Symbol n-channel v1 v2 v1 v2 I transmission I I gate v1 v p-channel v 2 1 v2 I • Mosfet switches are good switches. — off-resistance near G: range — on-resistance in 100: to 5k: range (depends on transistor sizing) • However, have non-linear parasitic capacitances. University of Toronto 4 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Non-Overlapping Clocks I1 T Von I I1 Voff n – 2 n – 1 n n + 1 tTe delay 1 I fs { --- delay V 2 T on I Voff 2 n – 32e n – 12e n + 12e tTe • Non-overlapping clocks — both clocks are never on at same time • Needed to ensure charge is not inadvertently lost.
    [Show full text]
  • Kirchhoff's Laws in Dynamic Circuits
    Kirchhoff’s Laws in Dynamic Circuits Dynamic circuits are circuits that contain capacitors and inductors. Later we will learn to analyze some dynamic circuits by writing and solving differential equations. In these notes, we consider some simpler examples that can be solved using only Kirchhoff’s laws and the element equations of the capacitor and the inductor. Example 1: Consider this circuit Additionally, we are given the following representations of the voltage source voltage and one of the resistor voltages: ⎧⎧10 V fortt<< 0 2 V for 0 vvs ==⎨⎨and 1 −5t ⎩⎩20 V forte>+ 0 8 4 V fort> 0 We wish to express the capacitor current, i 2 , as a function of time, t. Plan: First, apply Kirchhoff’s voltage law (KVL) to the loop consisting of the source, resistor R1 and the capacitor to determine the capacitor voltage, v 2 , as a function of time, t. Next, use the element equation of the capacitor to determine the capacitor current as a function of time, t. Solution: Apply Kirchhoff’s voltage law (KVL) to the loop consisting of the source, resistor R1 and the capacitor to write ⎧ 8 V fort < 0 vvv12+−=ss0 ⇒ v2 =−= vv 1⎨ −5t ⎩16− 8et V for> 0 Use the element equation of the capacitor to write ⎧ 0 A fort < 0 dv22 dv ⎪ ⎧ 0 A fort < 0 iC2 ==0.025 =⎨⎨d −5t =−5t dt dt ⎪0.025() 16−> 8et for 0 ⎩1et A for> 0 ⎩ dt 1 Example 2: Consider this circuit where the resistor currents are given by ⎧⎧0.8 A fortt<< 0 0 A for 0 ii13==⎨⎨−−22ttand ⎩⎩0.8et−> 0.8 A for 0 −0.8 e A fort> 0 Express the inductor voltage, v 2 , as a function of time, t.
    [Show full text]
  • Capacitive Voltage Transformers: Transient Overreach Concerns and Solutions for Distance Relaying
    Capacitive Voltage Transformers: Transient Overreach Concerns and Solutions for Distance Relaying Daqing Hou and Jeff Roberts Schweitzer Engineering Laboratories, Inc. Revised edition released October 2010 Previously presented at the 1996 Canadian Conference on Electrical and Computer Engineering, May 1996, 50th Annual Georgia Tech Protective Relaying Conference, May 1996, and 49th Annual Conference for Protective Relay Engineers, April 1996 Previous revised edition released July 2000 Originally presented at the 22nd Annual Western Protective Relay Conference, October 1995 CAPACITIVE VOLTAGE TRANSFORMERS: TRANSIENT OVERREACH CONCERNS AND SOLUTIONS FOR DISTANCE RELAYING Daqing Hou and Jeff Roberts Schweitzer Engineering Laboratories, Inc. Pullman, W A USA ABSTRACT Capacitive Voltage Transformers (CVTs) are common in high-voltage transmission line applications. These same applications require fast, yet secure protection. However, as the requirement for faster protective relays grows, so does the concern over the poor transient response of some CVTs for certain system conditions. Solid-state and microprocessor relays can respond to a CVT transient due to their high operating speed and iflCreased sensitivity .This paper discusses CVT models whose purpose is to identify which major CVT components contribute to the CVT transient. Some surprises include a recom- mendation for CVT burden and the type offerroresonant-suppression circuit that gives the least CVT transient. This paper also reviews how the System Impedance Ratio (SIR) affects the CVT transient response. The higher the SIR, the worse the CVT transient for a given CVT . Finally, this paper discusses improvements in relaying logic. The new method of detecting CVT transients is more precise than past detection methods and does not penalize distance protection speed for close-in faults.
    [Show full text]
  • Aluminum Electrolytic Vs. Polymer – Two Technologies – Various Opportunities
    Aluminum Electrolytic vs. Polymer – Two Technologies – Various Opportunities By Pierre Lohrber BU Manager Capacitors Wurth Electronics @APEC 2017 2017 WE eiCap @ APEC PSMA 1 Agenda Electrical Parameter Technology Comparison Application 2017 WE eiCap @ APEC PSMA 2 ESR – How to Calculate? ESR – Equivalent Series Resistance ESR causes heat generation within the capacitor when AC ripple is applied to the capacitor Maximum ESR is normally specified @ 120Hz or 100kHz, @20°C ESR can be calculated like below: ͕ͨ͢ 1 1 ͍̿͌ Ɣ Ɣ ͕ͨ͢ ∗ ͒ ͒ Ɣ Ɣ 2 ∗ ∗ ͚ ∗ ̽ 2 ∗ ∗ ͚ ∗ ̽ ! ∗ ̽ 2017 WE eiCap @ APEC PSMA 3 ESR – Temperature Characteristics Electrolytic Polymer Ta Polymer Al Ceramics 2017 WE eiCap @ APEC PSMA 4 Electrolytic Conductivity Aluminum Electrolytic – Caused by the liquid electrolyte the conductance response is deeply affected – Rated up to 0.04 S/cm Aluminum Polymer – Solid Polymer pushes the conductance response to much higher limits – Rated up to 4 S/cm 2017 WE eiCap @ APEC PSMA 5 Electrical Values – Who’s Best in Class? Aluminum Electrolytic ESR approx. 85m Ω Tantalum Polymer Ripple Current rating approx. ESR approx. 200m Ω 630mA Ripple Current rating approx. 1,900mA Aluminum Polymer ESR approx. 11m Ω Ripple Current rating approx. 5,500mA 2017 WE eiCap @ APEC PSMA 6 Ripple Current >> Temperature Rise Ripple current is the AC component of an applied source (SMPS) Ripple current causes heat inside the capacitor due to the dielectric losses Caused by the changing field strength and the current flow through the capacitor 2017 WE eiCap @ APEC PSMA 7 Impedance Z ͦ 1 ͔ Ɣ ͍̿͌ ͦ + (͒ −͒ )ͦ Ɣ ͍̿͌ ͦ + 2 ∗ ∗ ͚ ∗ ͍̿͆ − 2 ∗ ∗ ͚ ∗ ̽ 2017 WE eiCap @ APEC PSMA 8 Impedance Z Impedance over frequency added with ESR ratio 2017 WE eiCap @ APEC PSMA 9 Impedance @ High Frequencies Aluminum Polymer Capacitors have excellent high frequency characteristics ESR value is ultra low compared to Electrolytic’s and Tantalum’s within 100KHz~1MHz E.g.
    [Show full text]
  • Measurement Error Estimation for Capacitive Voltage Transformer by Insulation Parameters
    Article Measurement Error Estimation for Capacitive Voltage Transformer by Insulation Parameters Bin Chen 1, Lin Du 1,*, Kun Liu 2, Xianshun Chen 2, Fuzhou Zhang 2 and Feng Yang 1 1 State Key Laboratory of Power Transmission Equipment & System Security and New Technology, Chongqing University, Chongqing 400044, China; [email protected] (B.C.); [email protected] (F.Y.) 2 Sichuan Electric Power Corporation Metering Center of State Grid, Chengdu 610045, China; [email protected] (K.L.); [email protected] (X.C.); [email protected] (F.Z.) * Correspondence: [email protected]; Tel.: +86-138-9606-1868 Academic Editor: K.T. Chau Received: 01 February 2017; Accepted: 08 March 2017; Published: 13 March 2017 Abstract: Measurement errors of a capacitive voltage transformer (CVT) are relevant to its equivalent parameters for which its capacitive divider contributes the most. In daily operation, dielectric aging, moisture, dielectric breakdown, etc., it will exert mixing effects on a capacitive divider’s insulation characteristics, leading to fluctuation in equivalent parameters which result in the measurement error. This paper proposes an equivalent circuit model to represent a CVT which incorporates insulation characteristics of a capacitive divider. After software simulation and laboratory experiments, the relationship between measurement errors and insulation parameters is obtained. It indicates that variation of insulation parameters in a CVT will cause a reasonable measurement error. From field tests and calculation, equivalent capacitance mainly affects magnitude error, while dielectric loss mainly affects phase error. As capacitance changes 0.2%, magnitude error can reach −0.2%. As dielectric loss factor changes 0.2%, phase error can reach 5′.
    [Show full text]
  • Advanced MOSFET Structures and Processes for Sub-7 Nm CMOS Technologies
    Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies By Peng Zheng A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Engineering - Electrical Engineering and Computer Sciences in the Graduate Division of the University of California, Berkeley Committee in charge: Professor Tsu-Jae King Liu, Chair Professor Laura Waller Professor Costas J. Spanos Professor Junqiao Wu Spring 2016 © Copyright 2016 Peng Zheng All rights reserved Abstract Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies by Peng Zheng Doctor of Philosophy in Engineering - Electrical Engineering and Computer Sciences University of California, Berkeley Professor Tsu-Jae King Liu, Chair The remarkable proliferation of information and communication technology (ICT) – which has had dramatic economic and social impact in our society – has been enabled by the steady advancement of integrated circuit (IC) technology following Moore’s Law, which states that the number of components (transistors) on an IC “chip” doubles every two years. Increasing the number of transistors on a chip provides for lower manufacturing cost per component and improved system performance. The virtuous cycle of IC technology advancement (higher transistor density lower cost / better performance semiconductor market growth technology advancement higher transistor density etc.) has been sustained for 50 years. Semiconductor industry experts predict that the pace of increasing transistor density will slow down dramatically in the sub-20 nm (minimum half-pitch) regime. Innovations in transistor design and fabrication processes are needed to address this issue. The FinFET structure has been widely adopted at the 14/16 nm generation of CMOS technology.
    [Show full text]
  • MOS Caps II; Mosfets I
    6.012 - Microelectronic Devices and Circuits Lecture 10 - MOS Caps II; MOSFETs I - Outline G cS vGS + SiO2 – • Review - MOS Capacitor (= vGB) The "Delta-Depletion Approximation" n+ (n-MOS example) p-Si Flat-band voltage: VFB ≡ vGB such that φ(0) = φp-Si: VFB = φp-Si – φm Threshold voltage: VT ≡ vGB such B 1/2 * that φ(0) = – φp-Si: VT = VFB – 2φp-Si + [2εSi qNA|2φp-Si| ] /Cox * * Inversion layer sheet charge density: qN = – Cox [vGC – VT] • Charge stores - qG(vGB) from below VFB to above VT Gate Charge: qG(vGB) from below VFB to above VT Gate Capacitance: Cgb(VGB) Sub-threshold charge: qN(vGB) below VT • 3-Terminal MOS Capacitors - Bias between B and C Impact is on VT(vBC): |2φp-Si| → (|2φp-Si| - vBC) • MOS Field Effect Transistors - Basics of model Gradual Channel Model: electrostatics problem normal to channel drift problem in the plane of the channel Clif Fonstad, 10/15/09 Lecture 10 - Slide 1 G CS vGS + SiO2 – (= vGB) The n-MOS capacitor n+ Right: Basic device p-Si with vBC = 0 B Below: One-dimensional structure for depletion approximation analysis* vGB + – SiO 2 p-Si G B x -tox 0 * Note: We can't forget the n+ region is there; we Clif Fonstad, 10/15/09 will need electrons, and they will come from there. Lecture 10 - Slide 2 MOS Capacitors: Where do the electrons in the inversion layer come from? Diffusion from the p-type substrate? If we relied on diffusion of minority carrier electrons from the p-type substrate it would take a long time to build up the inversion layer charge.
    [Show full text]
  • Surface Mount Ceramic Capacitor Products
    Surface Mount Ceramic Capacitor Products 082621-1 IMPORTANT INFORMATION/DISCLAIMER All product specifications, statements, information and data (collectively, the “Information”) in this datasheet or made available on the website are subject to change. The customer is responsible for checking and verifying the extent to which the Information contained in this publication is applicable to an order at the time the order is placed. All Information given herein is believed to be accurate and reliable, but it is presented without guarantee, warranty, or responsibility of any kind, expressed or implied. Statements of suitability for certain applications are based on AVX’s knowledge of typical operating conditions for such applications, but are not intended to constitute and AVX specifically disclaims any warranty concerning suitability for a specific customer application or use. ANY USE OF PRODUCT OUTSIDE OF SPECIFICATIONS OR ANY STORAGE OR INSTALLATION INCONSISTENT WITH PRODUCT GUIDANCE VOIDS ANY WARRANTY. The Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by AVX with reference to the use of AVX’s products is given without regard, and AVX assumes no obligation or liability for the advice given or results obtained. Although AVX designs and manufactures its products to the most stringent quality and safety standards, given the current state of the art, isolated component failures may still occur. Accordingly, customer applications which require a high degree of reliability or safety should employ suitable designs or other safeguards (such as installation of protective circuitry or redundancies) in order to ensure that the failure of an electrical component does not result in a risk of personal injury or property damage.
    [Show full text]
  • Capacitor & Capacitance
    CAPACITOR & CAPACITANCE - TYPES Capacitor types Listed by di-electric material. A 12 pF 20 kV fixed vacuum capacitor Vacuum : Two metal, usually copper, electrodes are separated by a vacuum. The insulating envelope is usually glass or ceramic. Typically of low capacitance - 10 - 1000 pF and high voltage, up to tens of kilovolts, they are most often used in radio transmitters and other high voltage power devices. Both fixed and variable types are available. Vacuum variable capacitors can have a minimum to maximum capacitance ratio of up to 100, allowing any tuned circuit to cover a full decade of frequency. Vacuum is the most perfect of dielectrics with a zero loss tangent. This allows very high powers to be transmitted without significant loss and consequent heating. Air : Air dielectric capacitors consist of metal plates separated by an air gap. The metal plates, of which there may be many interleaved, are most often made of aluminium or silver-plated brass. Nearly all air dielectric capacitors are variable and are used in radio tuning circuits. Metallized plastic film: Made from high quality polymer film (usually polycarbonate, polystyrene, polypropylene, polyester (Mylar), and for high quality capacitors polysulfone), and metal foil or a layer of metal deposited on surface. They have good quality and stability, and are suitable for timer circuits. Suitable for high frequencies. Mica: Similar to metal film. Often high voltage. Suitable for high frequencies. Expensive. Excellent tolerance. Paper: Used for relatively high voltages. Now obsolete. Glass: Used for high voltages. Expensive. Stable temperature coefficient in a wide range of temperatures. Ceramic: Chips of alternating layers of metal and ceramic.
    [Show full text]
  • Photovoltaic Couplers for MOSFET Drive for Relays
    Photocoupler Application Notes Basic Electrical Characteristics and Application Circuit Design of Photovoltaic Couplers for MOSFET Drive for Relays Outline: Photovoltaic-output photocouplers(photovoltaic couplers), which incorporate a photodiode array as an output device, are commonly used in combination with a discrete MOSFET(s) to form a semiconductor relay. This application note discusses the electrical characteristics and application circuits of photovoltaic-output photocouplers. ©2019 1 Rev. 1.0 2019-04-25 Toshiba Electronic Devices & Storage Corporation Photocoupler Application Notes Table of Contents 1. What is a photovoltaic-output photocoupler? ............................................................ 3 1.1 Structure of a photovoltaic-output photocoupler .................................................... 3 1.2 Principle of operation of a photovoltaic-output photocoupler .................................... 3 1.3 Basic usage of photovoltaic-output photocouplers .................................................. 4 1.4 Advantages of PV+MOSFET combinations ............................................................. 5 1.5 Types of photovoltaic-output photocouplers .......................................................... 7 2. Major electrical characteristics and behavior of photovoltaic-output photocouplers ........ 8 2.1 VOC-IF characteristics .......................................................................................... 9 2.2 VOC-Ta characteristic ........................................................................................
    [Show full text]
  • Fundamentals of MOSFET and IGBT Gate Driver Circuits
    Application Report SLUA618A–March 2017–Revised October 2018 Fundamentals of MOSFET and IGBT Gate Driver Circuits Laszlo Balogh ABSTRACT The main purpose of this application report is to demonstrate a systematic approach to design high performance gate drive circuits for high speed switching applications. It is an informative collection of topics offering a “one-stop-shopping” to solve the most common design challenges. Therefore, it should be of interest to power electronics engineers at all levels of experience. The most popular circuit solutions and their performance are analyzed, including the effect of parasitic components, transient and extreme operating conditions. The discussion builds from simple to more complex problems starting with an overview of MOSFET technology and switching operation. Design procedure for ground referenced and high side gate drive circuits, AC coupled and transformer isolated solutions are described in great details. A special section deals with the gate drive requirements of the MOSFETs in synchronous rectifier applications. For more information, see the Overview for MOSFET and IGBT Gate Drivers product page. Several, step-by-step numerical design examples complement the application report. This document is also available in Chinese: MOSFET 和 IGBT 栅极驱动器电路的基本原理 Contents 1 Introduction ................................................................................................................... 2 2 MOSFET Technology ......................................................................................................
    [Show full text]