DOCSLIB.ORG

I860xp Microprocessor Data Book May 1991

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
I860xp Microprocessor Data Book May 1991 I • , _ "-f ' - inter i860™ XP MICROPROCESSOR • Parallel Architecture that Supports Up III Compatible with Industry Standards to Three Operations per Clock - ANSIIIEEE Standard 754-1985 for - One Integer or Control Instruction Binary Floating-Point Arithmetic - Up to Two Floating-Point Results -Intel 386™lintei 486™/i860TM Data Formats and Page Table Entries III High Performance Design - 40/50 MHz Clock Rate - Binary Compatible with i860™ XR -100 Peak Single Precision MFLOPS Applications Instruction Set - 75 Peak Double Precision MFLOPS - Detached Concurrency Control Unit - 64-Bit External Data Bus (CCU) Supports Parallel Architecture - 64-Bit Internal Code Bus Extensions (PAX) -128-Bit Internal Data Bus - JEDEC 262-pin Ceramic Pin Grid Array Package III High Integration on One Chip -IEEE Standard 1149.1/D6 Boundary­ - 32-Bit Integer and Control Unit Scan Architecture - 32/64-Bit Pipelined Floating-Point - 64-Bit 3-D Graphics Unit III Easy to Use - Paging Unit with 64 Four-Kbyte and - On-Chip Debug Register 16 Four-Mbyte Pages -UNIX'/860 - 16 Kbyte Code Cache - APX Attached Processor Executive - 16 Kbyte Data Cache - Assembler, Linker, Simulator, Debugger, C and FORTRAN III Fast, Multiprocessor-Oriented Bus Compilers, FORTRAN Vectorizer, - Burst Cycles Move 400 MbytelSec Scalar and Vector Math Libraries - Hardware Cache Snooping - Graphics Libraries - MESI Cache Consistency Protocol - Supports Second-Level Cache - Supports DRAM The Intel i860 XP Microprocessor (order code A80860XP) delivers supercomputing performance in a single VLSI component. The 32/64-bit architecture of the i860 XP microprocessor balances integer, floating point, and graphics performance for applications such as engineering workstations, scientific computing, 3-D graph­ ics workstations, and multiuser systems. Its parallel architecture achieves high throughput with RiSe design techniques, multiprocessor support, pipelined processing units, wide data paths, large on-chip caches, 2.5 million transistor design, and fast 0.8-micron silicon technology. A31 - A3 063 - DO CONTROL 240874-1 Figure 0.1. Block Diagram 'UNIX is a registered trademark of UNIX System Laboratories, Inc. Intel, i860, Intel386 and Intel486 are trademarks of Intel Corporation. Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published speCifications on these devices from Intel. May 1991 © INTEL CORPORATION. 1991 Order Number: 240874-001 i860™ XP MICROPROCESSOR CONTENTS PAGE CONTENTS PAGE 2.4.4.6 Accessed and Dirty 1.0 FUNCTIONAL DESCRIPTION ......... 9 Bits ............................ 26 2.0 PROGRAMMING INTERFACE ........ 10 2.4.4.7 Page Tables for Trap Handlers ....................... 26 2.1 Data Types ......................... 10 2.4.4.8 Combining Protection of 2.1.1 Integer ........................ 10 Both Levels of Page Tables .... 26 2.1.2 Ordinal ........................ 10 2.4.5 Address Translation 2.1.3 Single- and Double-Precision Algorithm ......................... 26 Real .............................. 10 2.4.6 Address Translation Faults .... 27 2.1.4 Pixel .......................... 11 2.5 Detached CCU ..................... 27 2.2 Register Set ........................ 12 2.5.1 DCCU Initialization ............. 27 2.2.1 Integer Register File ........... 12 2.5.2 DCCU Addressing ............. 27 2.2.2 Floating-Point Register File .... 12 2.5.3 DCCU Internals ................ 28 2.2.3 Processor Status Register ..... 13 2.6 Instruction Set ...................... 28 2.2.4 Extended Processor Status 2.6.1 Pipelined and Scalar Register .......................... 14 Operations ....................... 30 2.2.5 Data Breakpoint Register ...... 16 2.6.1.1 Scalar Mode .............. 31 2.2.6 Directory Base Register ........ 16 2.6.1.2 Pipelining Status 2.2.7 Fault Instruction Register ...... 17 Information .................... 31 2.2.8 Floating-Point Status 2.6.1.3 Precision in the Register .......................... 17 Pipelines ....................... 31 2.2.9 KR, KI, T, and MERGE 2.6.1.4 Transition between Registers ......................... 19 Scalar and Pipelined 2.2.1 a Bus Error Address Operations ..................... 31 Register .......................... 20 2.6.1.5 Pipelined Loads .......... 32 2.2.11 Privileged Registers .......... 20 2.6.2 Dual-Instruction Mode ......... 32 2.2.12 Concurrency Control 2.6.3 Dual-Operation Instructions .... 33 Register .......................... 20 2.7 Addressing Modes ................. 34 2.2.13 NEWCURR Register ......... 21 2.8 Traps and Interrupts ................ 34 2.2.14 STAT Register ............... 21 2.8.1 Trap Handler Invocation ....... 34 2.3 Addressing ......................... 21 2.8.2 Instruction Fault ............... 34 2.4 Virtual Addressing .................. 22 2.8.2.1 Lock Protocol ............. 35 2.4.1 Page Frame ................... 22 2.8.2.2 Using PT and PI Bits ...... 35 2.4.2 Virtual Address ................ 23 2.8.3 Floating-Point Fault ............ 36 2.4.3 Page Tables ................... 23 2.8.3.1 Source Exception 2.4.4 Page-Table Entries ............ 24 Faults .......................... 36. 2.4.4.1 Page Frame Address ..... 24 2.8.3.2 Result Exception 2.4.4.2 Present Bit ...•........... 25 Faults .......................... 36 2.4.4.3 Writable and User Bits .... 25 2.8.4 Instruction Access Fault ....... 37 2.4.4.4 Write-Through Bit ......... 25 2.8.5 Data Access Fault ............. 37 2.4.4.5 Cache Disable Bit ......... 25 2.8.6 Parity Error Trap ............... 38 2.8.7 Bus Error Trap ................. 38 2 CONTENTS PAGE CONTENTS PAGE 2.8.8 Interrupt Trap .................. 38 4.2.11 ClK (Clock) .................. 51 2.8.9 Reset Trap .................... 38 4.2.12 CTYP (Cycle Type) ........... 52 2.9 Debugging ......................... 38 4.2.13 D/C# (Data/Code) .......... 52 4.2.14063-00 (Data Pins) .......... 52 3.0 ON-CHIP CACHES ................... 39 4.2.15 DP7 -DPO (Data Parity) ....... 52 3.1 Address Translation Caches ........ 39 4.2.16 EADS # (External Address 3.2 Internal Instruction and Data Status) ........................... 52 Caches .................. , ........... 41 4.2.17 EWBE # (External Write 3.2.1 Data Cache ................... 42 Buffer Empty) ..................... 52 3.2.1.1 Data Cache Update 4.2.18 FLlNE# (Flush Line) ......... 52 Policies ........................ 42 4.2.19 HIT# (Cache Inquiry Hit) ..... 53 3.2.2 Instruction Cache .............. 43 4.2.20 HITM# (Hit Modified 3.2.3 Cache Replacement Line) .............................. 53 Algorithm ......................... 43 4.2.21 HlDA (Bus Hold 3.2.4 Cache Consistency Acknowledge) .................... 53 Protocol .......................... 43 . 4.2.22 HOLD (Bus Hold) ............. 53 3.2.4.1 Data Cache States ........ 43 4.2.23 INV (Invalidate) ............... 53 3.2.4.2 Write-Once Policy ........ 44 4.2.24 INT /CS8 (Interrupt/Code- 3.2.4.3 locked Access ........... 44 Size Eight Bits) ................... 53 3.3 Internal Cache Consistency ......... 45 4.2.25 KBO, KB1 (Cache Block) ...... 54 3.3.1 Address Space 4.2.26 KEN # (Cache Enable) ....... 54 Consistency ...................... 45 4.2.27 lEN (Data length) ........... 54 3.3.2 Instruction Cache Consistency ...................... 46 4.2.28 lOCK # (Address lock) ...... 54 3.3.3 Page Table Consistency ....... 46 4.2.29 MIIO# (Memory-I/O) ........ 55 3.3.4 Consistency of 4.2.30 NA # (Next Address Cacheability ...................... 47 Request) ......................... 55 3.3.5 load Pipe Consistency ........ 47 4.2.31 NENE# (Next Near) .......... 55 3.3.6 Summary ...................... 47 4.2.32 PCD (Page Cache Disable) .......................... 55 4.0 HARDWARE INTERFACE ............ 47 4.2.33 PCHK# (Parity Check) ....... 55 4.1 Pins Overview ...................... 47 4.2.34 PCYC (Page Cycle) ........... 56 4.2 Signal Description .................. 50 4.2.35 PEN # (Parity Enable) ........ 56 4.2.1 A31-A3 (Address Pins) ........ 50 4.2.36 PWT (Page 4.2.2 ADS# (Address Status) ....... 50 Write-Through) ................... 56 4.2.3 AHOlD(Address Hold) ........ 50 4.2.37 RESET (System Reset) ....... 56 4.2.4 BE7#-BEO# 4.2.38 RSRVD, SPARE .............. 56 (Byte Enables) .................... 50 4.2.39 TCK (Test Clock) ............. 56 4.2.5 BERR (Bus Error) .............. 50 4.2.40 TDI (Test Data Input) ......... 56 4.2.6 BOFF # (Back-Off) ............ 50 4.2.41 TOO (Test Data Output) ...... 56 4.2.7 BRDY# 4.2.42 TMS (Test Mode Select) ...... 56 (Burst Ready) ..................... 51 4.2.43 TRST# (Test Reset) ......... 57 4.2.8 BREQ (Bus Request) .......... 51 4.2.44 Vcc (System Power) and Vss 4.2.9 BYPASS# (Bypass) ........... 51 (Ground) .......................... 57 4.2.10 CACHE # (Cacheability) ...... 51 4.2.45 VccClK (Clock Power) ....... 57 3 CONTENTS PAGE CONTENTS PAGE 4.2.46 WB/WT # (Write-Back/ Write-Through) ................... 57 6.0 TESTABILITY ........................ 87 4.2.47 W/R# (Write/Read) ......... 57 6.1 Test Architecture ................... 87 6.2 Test Data Registers ................ 87 5.0 BUS OPERATION .................... 57 6.3 Instruction Register ................. 88 5.1 Bus Cycles ......................... 57 6.4 TAP Controller ..................... 89 5.1.1 Single-Transfer Cycle .......... 58 6.4.1 Test-Logic-Reset State ........ 89 5.1.2 Burst Cycles ................... 58 6.4.2 Run-Test/Idle State ........... 90 5.1.3 Pipelined Cycles ............... 61 6.4.3 Select-DR-Scan State ........
Load more

Recommended publications
  • VOLUME V INFORMATIQUE NON AMERICAINE Première Partie Par L' Ingénieur Général De L'armement BOUCHER Henri TABLE
    VOLUME V INFORMATIQUE NON AMERICAINE Première partie par l' Ingénieur Général de l'Armement BOUCHER Henri TABLE DES MATIERES INFORMATIQUE NON AMERICAINE Première partie 731 Informatique européenne (statistiques, exemples) 122 700 Histoire de l'Informatique allemande 1 701 Petits constructeurs 5 702 Les facturières de Kienzle Data System 16 703 Les minis de gestion de Nixdorf 18 704 Siemens & Halske AG 23 705 Systèmes informatiques d'origine allemande 38 706 Histoire de l'informatique britannique 40 707 Industriels anglais de l'informatique 42 708 Travaux des Laboratoires d' Etat 60 709 Travaux universitaires 63 710 Les coeurs synthétisables d' ARM 68 711 Computer Technology 70 712 Elliott Brothers et Elliott Automation 71 713 Les machines d' English Electric Company 74 714 Les calculateurs de Ferranti 76 715 Les études de General Electric Company 83 716 La patiente construction de ICL 85 Catalogue informatique – Volume E - Ingénieur Général de l'Armement Henri Boucher Page : 1/333 717 La série 29 d' ICL 89 718 Autres produits d' ICL, et fin 94 719 Marconi Company 101 720 Plessey 103 721 Systèmes en Grande-Bretagne 105 722 Histoire de l'informatique australienne 107 723 Informatique en Autriche 109 724 Informatique belge 110 725 Informatique canadienne 111 726 Informatique chinoise 116 727 Informatique en Corée du Sud 118 728 Informatique à Cuba 119 729 Informatique danoise 119 730 Informatique espagnole 121 732 Informatique finlandaise 128 733 Histoire de l'informatique française 130 734 La période héroïque : la SEA 140 735 La Compagnie
    [Show full text]
  • SIMD Extensions
    SIMD Extensions PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 12 May 2012 17:14:46 UTC Contents Articles SIMD 1 MMX (instruction set) 6 3DNow! 8 Streaming SIMD Extensions 12 SSE2 16 SSE3 18 SSSE3 20 SSE4 22 SSE5 26 Advanced Vector Extensions 28 CVT16 instruction set 31 XOP instruction set 31 References Article Sources and Contributors 33 Image Sources, Licenses and Contributors 34 Article Licenses License 35 SIMD 1 SIMD Single instruction Multiple instruction Single data SISD MISD Multiple data SIMD MIMD Single instruction, multiple data (SIMD), is a class of parallel computers in Flynn's taxonomy. It describes computers with multiple processing elements that perform the same operation on multiple data simultaneously. Thus, such machines exploit data level parallelism. History The first use of SIMD instructions was in vector supercomputers of the early 1970s such as the CDC Star-100 and the Texas Instruments ASC, which could operate on a vector of data with a single instruction. Vector processing was especially popularized by Cray in the 1970s and 1980s. Vector-processing architectures are now considered separate from SIMD machines, based on the fact that vector machines processed the vectors one word at a time through pipelined processors (though still based on a single instruction), whereas modern SIMD machines process all elements of the vector simultaneously.[1] The first era of modern SIMD machines was characterized by massively parallel processing-style supercomputers such as the Thinking Machines CM-1 and CM-2. These machines had many limited-functionality processors that would work in parallel.
    [Show full text]
  • Computer Hardware
    Computer Hardware MJ Rutter mjr19@cam Michaelmas 2014 Typeset by FoilTEX c 2014 MJ Rutter Contents History 4 The CPU 10 instructions ....................................... ............................................. 17 pipelines .......................................... ........................................... 18 vectorcomputers.................................... .............................................. 36 performancemeasures . ............................................... 38 Memory 42 DRAM .................................................. .................................... 43 caches............................................. .......................................... 54 Memory Access Patterns in Practice 82 matrixmultiplication. ................................................. 82 matrixtransposition . ................................................107 Memory Management 118 virtualaddressing .................................. ...............................................119 pagingtodisk ....................................... ............................................128 memorysegments ..................................... ............................................137 Compilers & Optimisation 158 optimisation....................................... .............................................159 thepitfallsofF90 ................................... ..............................................183 I/O, Libraries, Disks & Fileservers 196 librariesandkernels . ................................................197
    [Show full text]
  • Validated Products List, 1993 No. 2
    mmmmm NJST PUBLICATIONS NISTIR 5167 (Supersedes NISTIR 5103) Validated Products List 1993 No. 2 Programming Languages Database Language SQL Graphics GOSIP POSIX Judy B. Kailey Computer Security Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 April 1993 (Supersedes January 1993 issue) —QC 100 NIST . U56 #5167 1993 NISTIR 5167 (Supersedes NISTIR 5103) Validated Products List 1993 No. 2 Programming Languages Database Language SQL Graphics GOSIP POSIX Judy B. Kailey Computer Security Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 April 1993 (Supersedes January 1993 issue) U.S. DEPARTMENT OF COMMERCE Ronald H. Brown, Secretary NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY Raymond Kammer, Acting Director FOREWORD The Validated Products List is a collection of registers describing implementations of Federal Information Processing Standards (FIPS) that have been validated for conformance to FTPS. The Validated Products List also contains information about the organizations, test methods and procedures that support the validation programs for the FIPS identified in this document. The Validated Products List is updated quarterly. iii iv TABLE OF CONTENTS 1. INTRODUCTION 1 1.1 Purpose 1 1.2 Document Organization 2 1.2.1 Programming Languages 2 1.2.2 Database
    [Show full text]
  • Processor Design：System-On-Chip Computing For
    Processor Design Processor Design System-on-Chip Computing for ASICs and FPGAs Edited by Jari Nurmi Tampere University of Technology Finland A C.I.P. Catalogue record for this book is available from the Library of Congress. ISBN 978-1-4020-5529-4 (HB) ISBN 978-1-4020-5530-0 (e-book) Published by Springer, P.O. Box 17, 3300 AA Dordrecht, The Netherlands. www.springer.com Printed on acid-free paper All Rights Reserved © 2007 Springer No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work. To Pirjo, Lauri, Eero, and Santeri Preface When I started my computing career by programming a PDP-11 computer as a freshman in the university in early 1980s, I could not have dreamed that one day I’d be able to design a processor. At that time, the freshmen were only allowed to use PDP. Next year I was given the permission to use the famous brand-new VAX-780 computer. Also, my new roommate at the dorm had got one of the first personal computers, a Commodore-64 which we started to explore together. Again, I could not have imagined that hundreds of times the processing power will be available in an everyday embedded device just a quarter of century later.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Dynamicsilicon Gilder Publishing, LLC
    Written by Published by Nick Tredennick DynamicSilicon Gilder Publishing, LLC Vol. 2, No. 9 The Investor's Guide to Breakthrough Micro Devices September 2002 Lessons From the PC he worldwide market for personal computers has grown to 135 million units annually. Personal com- puters represent half of the worldwide revenue for semiconductors. In July of this year, PC makers Tshipped their billionth PC. I trace the story of the personal computer (PC) from its beginning. The lessons from the PC apply to contemporary products such as switches, routers, network processors, microprocessors, and cell phones. The story doesn’t repeat exactly because semiconductor-process advances change the rules. PC beginnings Intel introduced the first commercial microprocessor in 1971. The first microprocessors were designed solely as cost-effective substitutes for numerous chips in bills of material. But it wasn’t long before micro- processors became central processing units in small computer systems. The first advertisement for a micro- processor-based computer appeared in March 1974. Soon, companies, such as Scelbi Computer Consulting, MITS, and IMSAI, offered kit computers. Apple Computer incorporated in January 1977 and introduced the Apple II computer in April. The Apple II came fully assembled, which, together with the invention of the spreadsheet, changed the personal computer from a kit hobby to a personal business machine. In 1981, IBM legitimized personal computers by introducing the IBM Personal Computer. Once endorsed by IBM, many businesses bought personal computers. Even though it came out in August, IBM sold 15,000 units that year. Apple had a four-year head start. When IBM debuted its personal computer, the Apple II dom- inated the market.
    [Show full text]
  • Extracting and Mapping Industry 4.0 Technologies Using Wikipedia
    Computers in Industry 100 (2018) 244–257 Contents lists available at ScienceDirect Computers in Industry journal homepage: www.elsevier.com/locate/compind Extracting and mapping industry 4.0 technologies using wikipedia T ⁎ Filippo Chiarelloa, , Leonello Trivellib, Andrea Bonaccorsia, Gualtiero Fantonic a Department of Energy, Systems, Territory and Construction Engineering, University of Pisa, Largo Lucio Lazzarino, 2, 56126 Pisa, Italy b Department of Economics and Management, University of Pisa, Via Cosimo Ridolfi, 10, 56124 Pisa, Italy c Department of Mechanical, Nuclear and Production Engineering, University of Pisa, Largo Lucio Lazzarino, 2, 56126 Pisa, Italy ARTICLE INFO ABSTRACT Keywords: The explosion of the interest in the industry 4.0 generated a hype on both academia and business: the former is Industry 4.0 attracted for the opportunities given by the emergence of such a new field, the latter is pulled by incentives and Digital industry national investment plans. The Industry 4.0 technological field is not new but it is highly heterogeneous (actually Industrial IoT it is the aggregation point of more than 30 different fields of the technology). For this reason, many stakeholders Big data feel uncomfortable since they do not master the whole set of technologies, they manifested a lack of knowledge Digital currency and problems of communication with other domains. Programming languages Computing Actually such problem is twofold, on one side a common vocabulary that helps domain experts to have a Embedded systems mutual understanding is missing Riel et al. [1], on the other side, an overall standardization effort would be IoT beneficial to integrate existing terminologies in a reference architecture for the Industry 4.0 paradigm Smit et al.
    [Show full text]
  • Comparison Between CISC and RISC
    ComparisonbetweenCISCandRISC YiGao,ShilangTang,ZhongliDing {ygao1,stang2,zding1}@cs.umbc.edu ABSTRACT PerformancecomparisonbetweenRISC(ReducedInstructionSetComputer)andCISC (ComplexInstructionSetComputer)isaquitepopulartopic,andmanyconclusionsaremadein previouswork.Thispapercomparesthesetwodifferentarchitecturesinacomprehensiveway, trytocapturethepurelyarchitecturaladvantagesofRISCandCISC,andthedevelopmenttrends ofthefuturearchitectures.Ourcomparisonisnotonlybasedontheoreticalpointofview,but alsobasedonexperimentalresultstosupportourconclusions.WechooseMIPSR2000(RISC) andIntel80386(CISC)asthecomparisonmicroprocessors,wecomparethemonseveralinteger andfloating-pointbenchmarkstoverifyanddrawconclusions. 1.Introduction RISCandCISCstandfortwodifferentcompetingphilosophiesindesigningmoderncomputer architecture.Thedebatebetweenthemhasbeengoingonforalongtimeandwilllikely continue.ThedifferencebetweenRISCandCISCcanlaysonmanylevels,lotsofplausible argumentsareputforwardbybothsides,suchascodedensity,transistorcounts,memory bottlenecks,compileranddecodecomplexityetc.Thispaperintendstocomparethesetwo differentideasindetail,theirdistinctcharacters,theirpossiblespecificapplicationdomains,their currentscopeandtheirfuturedevelopmenttotheCPUdesign. TheexperimentismainlybasedontheMIPSR2000andIntel80386instructionsets,MIPS R2000isatypicalproductofpureRISCwhileIntel80386isatypicalkindofpureCISCchip. Theyappearedalmostatthesametime(mid80's),also,theyareboth32-bitprocessors,sowe choosethemasourtargets.Weselectaseriesofintegerandfloat-pointingbenchmarks,use
    [Show full text]
  • MMX™ Technology Architecture Overview
    MMX™ Technology Architecture Overview Millind Mittal, MAP Group, Santa Clara, Intel Corp. Alex Peleg, IDC Architecture Group, Israel, Intel Corp. Uri Weiser, IDC Architecture Group, Israel, Intel Corp. Index words: MMX™ technology, SIMD, IA compatibility, parallelism, media applications Abstract The definition of MMX technology evolved from earlier work in the i860™ architecture [3]. The i860 architecture Media (video, audio, graphics, communication) was the industry’s first general purpose processor to applications present a unique opportunity for provide support for graphics rendering. The i860 performance boost via use of Single Instruction Multiple processor provided instructions that operated on multiple Data (SIMD) techniques. While several of the compute- adjacent data operands in parallel, for example, four intensive parts of media applications benefit from SIMD adjacent pixels of an image. techniques, a significant portion of the code still is best suited for general purpose instruction set architectures. After the introduction of the i860 processor, Intel MMX™ technology extends the Intel Architecture (IA), explored extending the i860 architecture in order to the industry’s leading general purpose processor deliver high performance for other media applications, for architecture, to provide the benefits of SIMD for media example, image processing, texture mapping, and audio applications. and video decompression. Several of these algorithms naturally lent themselves to SIMD processing. This effort MMX technology adopts the SIMD approach in a way laid the foundation for similar support for Intel’s that makes it coexist synergistically and compatibly with mainstream general purpose architecture, IA. the IA. This makes the technology suitable for providing a boost for a large number of media applications on the The MMX technology extension was the first major leading computer platform.
    [Show full text]
  • Initial Experience with the Intel I860 Microprocessor
    Version 2.1/UPR-0184E Initial Experience with the Intel i860 Microprocessor L.D. Gladney, P.T. Keener, N.S. Lockyer, K.J. Ragan David Rittenhouse Laboratory, University of Pennsylvania, Philadelphia, PA, 19104 J.G. Heinrich, K.T. McDonald Joseph Henry Laboratories, Princeton University, Princeton, NJ, 08544 March 12, 1990 Abstract Scalar performance of the 33Mhz Intel i860 microprocessor is presented. Standard High Energy Physics programs have been ported to the i860 environment. Benchmarks have been performed and the problems encountered are discussed. Testing of the vector features of the i860 has recently started. Introduction The Intel i8601 microprocessor utilizes VLSI hardware design (> 106 transistors) with 64-bit RISC architecture to provide high computational throughput. This is the first in a family of processors being developed by Intel that is expected to achieve 200 MIPS per processor by the year 1998. 2 Our interest in the i860 is enhanced by an ongoing project at Intel Scientific Computers to produce a processor-farm architecture using the i860 with 200 Mbyte/sec data paths between nodes.3 Such an architecture, based on an array of high performance processors interconnected with high bandwidth data paths, is well suited to both online and offline computing needs of the next generation4 of High Energy Physics (HEP) experiments. 1i860, 386, and 387 are trademarks of Intel Corporation. 2L.D. Gladney et al., Proposal to the SSC Laboratory for Research and Development of a Parallel Computing Farm (Oct. 1989). 3see, for example, Federal Computer Week, Vol. 3, No. 15 (April 10, 1989). 4 The BCD Collaboration, An Intermediate and Low pT Dectector for the SSC, SSC-240.
    [Show full text]
  • 1 Predication and Speculation a Brief History of Computer Architecture
    Predication and Speculation Last time – Instruction scheduling – Profile-guided optimizations – How can we increase our scheduling window? – How can we move excepting instructions (loads) above splits? A Today – Brief history of computer architecture B s1 C – Predication and speculation move code above a split – Compiling for IA-64 CS553 Lecture Predication and Speculation 2 A Brief History of Computer Architecture The Early Years: CISC – Programmed by humans – Feature bloat: – Provide many instructions – Provide many addressing modes – Variable length instructions – Complex instructions – VAX: REMQHI, EDITPC, POLYF Problem – Difficult to implement efficiently – Difficult to pipeline – Difficult to generate good code for CS553 Lecture Predication and Speculation 3 1 A Brief History of Computer Architecture (cont) The Early 1980s: RISC – Simplify the ISA to facilitate pipelining – Uniform instruction format simplifies decoding – Uniform instructions easier to pipeline – Pipelining improves clock speeds Uniform ISA Simplifies Compilation – Stanford: Produce an architecture that leverages their strong compiler group – Berkeley: Produce an architecture that does not require heroic compilation Problems – Uncertain latency – No binary compatibility CS553 Lecture Predication and Speculation 4 A Brief History of Computer Architecture (cont) The 1990’s: Dynamic Superscalar – Simplified pipelining and more transistors enable hardware scheduling – Re-order instructions – Hardware speculation (branch prediction) – Increased issue width Note – We’re
    [Show full text]