DOCSLIB.ORG

Field-Programmable Gate Array Technology Field-Programmable Gate Array Technology

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Field-Programmable Gate Array Technology Field-Programmable Gate Array Technology FIELD-PROGRAMMABLE GATE ARRAY TECHNOLOGY FIELD-PROGRAMMABLE GATE ARRAY TECHNOLOGY edited by Stephen M. Trimberger Xilinx with contributions by Stephen M. Trimberger Xilinx Dennis McCarty Telle Whitney Actel and The Technical Staff of Altera Corporation edited by Robert Hartmann ~. SPRINGER. SCIENCE+BUSINESS" MEDIA, LLC Library of Congress Cataloglng-In-Publlcatlon Data Field -programmable gate array technology / edited by Stephen M. Trimberger. p. cm. Includes bibliographical references and index. ISBN 978-1-4613-6183-1 ISBN 978-1-4615-2742-8 (eBook) DOI 10.1007/978-1-4615-2742-8 1. Gate array circuits. 2. Programmable logic devices. 3. Programmable array logic. 1. Trimberger, Stephen, 1955 - TK7895.G36F54 1994 621.39'5--dc20 93-39703 CIP Copyright © 1994 by Springer Science+Business Media New York Originally published by Kluwer Academic Publishers in 1994 Softcover reprint of the hardcover Ist edition 1994 AII rights reserved. No part ofthis publication may be reproduced, stored in a retrieval system or transmitted in any form orby any means, mechanical, photo-copying, record ing, or otherwise, without the prior written permission of the publisher, Springer Science+Business Media, LLC. Printed an acid-free paper. to ross who had a vision Contents Preface xi Chapter 1. Introduction 1 1.1. Logic Implementation Options 1 1.2. What is an FPGA? 2 1.3. Advantages of FPGAs 4 Low Tooling Costs 4 Rapid Turnaround 4 Low Risk 5 Effective Design Verification 6 Low Testing Costs 6 Standard-Product Advantages 7 Life Cycle Advantages 8 1.4. Disadvantages of FPGAs 8 Chip Size and Cost 8 Speed of Circuitry 9 Design Methodology 9 1.5. Technology Trends 10 Density 10 Speed 10 Architecture 11 1.6. Designing for FPGAs 11 Design Migration 11 1.7. Outline of Subsequent Chapters 12 1. Introduction 12 2. Programming Technology 13 3. Device Architecture 13 4. Software 13 5. The Future 13 6. Design Applications 13 7. Acknowledgments 13 8. References 13 1.8. References 13 viii FPGA Tecbnology Chapter 2. SRAM Programmable FPGAs 15 2.1. Introduction 15 2.2. Programming Technology 15 SRAM Programming 15 Advantages and Disadvantages of SRAM Programming 17 2.3. Device Architecture 19 Simple SRAM-Programmable FPGA Architecture 19 Design Trade-offs 23 The Xilinx XC2000 Architecture 29 The Xilinx XC3000 Architecture 35 The Xilinx XC4000 Architecture 43 Programming the FPGA 52 2.4. Software 53 Automated Design Implementation 54 Technology-Specific Synthesis 63 Manual Design 63 2.5. The Future 65 Programming Technology 65 Architecture 66 Software 66 Partitioning in Space and Time 67 Design Methodology 67 2.6. Design Applications 68 General Design Issues 68 Counter Examples 70 Efficient Multiplication by a Constant in an Artificial Neural Network 75 Distributed Arithmetic for Signal Processing 77 Applications of Reprogramming 79 A Fast Video Controller 83 A Position Tracker For a Robot Manipulator 84 A Fast DMA Controller 85 Custom Computing Applications 87 2.7. Acknowledgments 90 2.8. References 91 Contents ix Chapter 3. Antifuse Programmed FPGAs 97 3.1 Introduction 97 3.2 Programming Technology 99 3.3 Device Architecture 103 Principles of Programmable Routing 103 Routing Architecture of the Actel FPGAs 108 Actl Architecture 110 Act2 Architecture 113 Act3 Architecture 117 Programming and Testing 118 Capacity 124 Perfonnance 127 3.4 Software 128 3.5 The Future 132 3.6 Design Applications 133 Designing with ACT! and ACT2 FPGAs 133 Designing with ACT FPGAs: A 1TL Perspective 137 Migrating PLD Designs to FPGAs 140 Synthesis Design Flow 143 Designing Counters with ACT Devices 144 Designing Adders and Accumulators with the ACT Architecture 153 State Machine Design 160 Using FPGAs for Digital PLLs 164 Customer Design Examples 167 3.7 Acknowledgments 168 3.8 References 168 Chapter 4. Erasable Programmable Logic Devices 171 4.1. Introduction 171 4.2. Programming Technology 173 Logic Structures Using EPROM Transistors 175 x FPGA Technology 4.3. Device Architecture 179 Basic Concepts 179 Macrocell Architecture 180 Logic Array 180 Programmable Flip-Flops 181 Programmable Clock 182 110 Control Block 182 Design Security 182 Functional Testing 183 Operating Requirements for EPLDs 183 Architectural Evolution in Array-Based PLDs 184 4.3.1 - The "Classic" Family of PLDs 184 Functional Description of the EP 1810 184 4.3.2 - The MAX (Multiple Array matriX) Product Family 187 4.3.3 - MAX 7000 195 4.3.4 - MPLDs: Mask-Programmed Logic Devices 200 4.4. Software 204 4.5. The Future 218 4.6. Design Applications 224 4.6.1 MAX 5000 Timing 224 4.6.2 Using Expanders to Build Registered Logic in MAX EPLDs 228 4.6.3 Simulating Internal Buses in General-Purpose EPLDs 233 4.6.4 Fast Bus Controllers with the EPM5016 238 4.6.5 Micro Channel Bus Master and SDP Logic with the EPM5032 EPLD 240 4.6.6 FIFO Controller Using an EPM7096 243 4.6.7 Integrating an Intelligent 110 Subsystem with a Single EPM5130 EPLD 246 4.6.8 Controlling Complex CCD Imaging Systems with the EPS464 EPLD 247 4.7. References 250 Index 253 Preface A Field Programmable Gate Array (FPGA) is a programmable logic device that implements multi-level logic. FPGAs resemble traditional mask-programmed gate arrays by their modular, extensible structure that includes both logic and interconnect. but differ in that their programming is done by end users at their site. No masking steps are required. In this respect. FPGAs resemble PLDs. FPGAs offer low risk, low incremental cost and fast prototyping advantages. FPGAs are revolutionizing the way systems designers implement logic. By radically reducing the development costs and the turnaround time for implementing thousands of gates of logic, FPGAs provide a new capability that affects the semiconductor industry and the CAE industry. They may also change the way digital systems will be designed in the future. The Scope of the Book The field of FPGAs is varied and dynamic. Many different kinds of FPGAs exist. with different programming technologies, different architectures and different software. This book describes the major FPGA architectures available today, covering the three programming technologies that are in use and the major architectures built on those programming technologies. The goal is to introduce the reader to concepts relevant to the entire field of FPGAs using popular devices as examples, without trying to enumerate every commercially-available product. This book includes discussions of FPGA integrated circuit manufacturing, circuit design and logic design. It describes the way logic and interconnect are implemented in various kinds of FPGAs. It covers particular problems with design for FPGAs and future possibilities for new architectures and software. This book compares CAD for FPGAs with CAD for traditional gate arrays. It describes algorithms for placement. routing and optimization of FPGAs. The FPGA device descriptions in this book include specifications of capacity and speed. These numbers are continually being debated by manufacturers. This book does not attempt to enter the debate; there was no attempt to reconcile device specifications from different vendors. FPGA devices and technology are improving rapidly, so specific numbers for gate counts and device speeds may already be obsolete. However, the general concepts, xii FPGA Technology such as programming methods, architectural constraints due to programming technologies, device scaling and preferred design methods will remain relevant long after the specific devices in this book have only historical interest. Intended Audience This book is intended to describe all aspects of FPGA design and development. For this reason, it covers a significant amount of material. An extremely detailed discussion of all these areas would make this book prohibitively long. Our intent is to make each section clear to readers with general technical expertise in digital design and design tools. Readers with significant experience in one of these areas may find the discussions superficial in that area, but useful in others. This book assumes the reader has an understanding of the fundamentals of digital electronics design. Experience designing or using ASIC gate arrays and software will make much of this book much easier to read, since many of the comparisons are with respect to gate arrays. Potential developers of FPGAs will benefit primarily from the FPGA architecture and software discussion. Electronics systems designers and ASIC users will find this book gives them a background on different types of FPGAs and shows applications of their use, which are useful for deciding when an FPGA is appropriate for an application. This book may be useful in a university setting where it can be used in support of a comparative FPGA architectures course, as background reading for a digital design course with FPGAs as the target implementation, or as supplemental reading for a Computer-Aided Design course for tools targeted to FPGA design automation. This book is not intended as a product specification for any integrated circuit or software product. Organization of the Book Chapter 1 introduces the FPGA in comparison with other logic implementation techniques. It defines the term FPGA in a form that is both general enough to include all types of devices currently being offered, and specific enough to be a guide for evaluating other devices that may appear. The bulk of chapter 1 is a comparison of FPGAs with mask programmed gate arrays, showing the FPGA advantages and disadvantages. The following three chapters describe three very different FPGA architectures and software. Chapter 2 describes Xilinx SRAM-based FPGAs, chapter 3 describes Actel antifuse-based FPGAs and chapter 4 describes Altera EEPROM-based FPGAs. The three architectures were chosen because they were the most common FPGAs currently in use and because they are very different in their approaches to field programmable logic. They have different programming technologies, different Preface xiii methods of implementing logic and different interconnection strategies.
Load more

Recommended publications
  • COMBINATIONAL CIRCUITS Combinational Plds Basic Configuration of Three Plds (Programmable Logic Devices)
    COMBINATIONAL CIRCUITS Combinational PLDs Basic Configuration of three PLDs (Programmable Logic Devices) Boolean variables Fixed Programmable INPUTS AND array OUTPUTS OR array (decoder) Programmable Read-Only Memory (PROM) Programmable INPUTS Fixed OUTPUTS AND array OR array Programmable Array Logic (PAL) Programmable INPUTS Programmable AND array OR array OUTPUTS (Field) Programmable Logic Array (PLA) 1 ©Loberg COMBINATIONAL CIRCUITS Combinational PLDs Two-level AND-OR Arrays (Programmable Logic Devices) F (C,B, A) = CBA + CB A A AND B + V B C A C B F C F AND F + V 1 B OR C Multiple functions Simplified equivalent circuit for two-level AND-OR array 2 ©Loberg COMBINATIONAL CIRCUITS Combinational PLDs Field-programmable AND and OR Arrays (Programmable Logic Devices) Field-programmable logic elements are devices that contain uncommitted AND/OR arrays that are (programmed) configured by the designer. + V + V A A F (C,B, A) F (C,B, A) = CBA B B C C Unprogrammed AND array Fuse can be "blown" by passing a high current through it. 3 ©Loberg COMBINATIONAL CIRCUITS Combinational PLDs Field-programmable AND and OR Arrays (Programmable Logic Devices) F (P1 ,P2 ,P3 ) = P1 + P3 P1 P1 P2 P2 P3 P3 F F (P1 ,P2 ,P3 ) Unprogrammed OR array Programmed OR array P1 P2 P3 P1 + P3 4 ©Loberg COMBINATIONAL CIRCUITS Combinational PLDs Output Polarity Options (Programmable Logic Devices) I1 Ik Active high Active low Complementary outputs Programmable polarity P P 1 m + V 5 ©Loberg COMBINATIONAL CIRCUITS Combinational PLDs Bidirectional Pins and Feed back Lines (Programmable Logic Devices) I1 Ik Feedback IOm Three-state driver 6 ©Loberg COMBINATIONAL CIRCUITS Combinational PLDs PLA (Programmable Logic Array) (Programmable Logic Devices) If we use ROM to implement the Boolean function we will waste the silicon area.
    [Show full text]
  • GS40 0.11-Μm CMOS Standard Cell/Gate Array
    GS40 0.11-µm CMOS Standard Cell/Gate Array Version 1.0 January 29, 2001 Copyright Texas Instruments Incorporated, 2001 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques, or apparatus described herein are the exclusive property of Texas Instruments. No disclosure of information or drawings shall be made to any other person or organization without the prior consent of Texas Instruments. IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this war- ranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WAR- RANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.
    [Show full text]
  • Development of a Programmable Array Logic
    i DEVELOPMENT OF A PROGRAMMABLE ARRAY LOGIC PROGRAMMER USING A HOME COMPUTER by GERT DANIEL JORDAAN Dissertation submitted in compliance with the requirements for the MASTER'S DIPLOMA in TECHNOLOGY in the Department of Electronics at the TECHNIKON O. F . S . OCTOBER, 1988. Supervisor: Prof. F.W. Bruwer Co-supervisor: Mr. B. de Witt © Central University of Technology, Free State ACKNOWLEDGEMENTS I would like to thank the following persons without whose help this project could hardly have been completed: The supervisor, prof. F.W. Bruwer, and co-supervisor, mr. 8. de Witt, for help and guidance during the course of the project. Mr. H.F. Coetzer for technical as well as philolog ical assistance. It is really appreciated that time could be found in his very full schedule, for this assistance. Dr. C.A.J. van Rensburg for his per_onal interest in the research project and for continuous encouragement and help. Dr. J. van der Mer-we for his assistance - in particular with respect to the registration and other administrative aspects of the project. / Miss M. du Toit who was largely responsible for the word processing. For the guidance provided by my parents and the opportuni- ties which they afforded me. My children, Tania, Johan, Madelie and Lourens,. whose main contribution was to have to forego much of my attention and time for such a long period. Last, but not least, my wife, Christa, for her encouragement and understanding. © Central University of Technology,ii Free State CONTENTS PAGE Cilapter 1 1 Intr--oduc tion 1.1 Recent Trends in Electronics 1 1.2 Problem Investigated 1 1.3 Development of PAL Programmer 3 1.3.1 Generation of Fuse Map 3 1.3.2 Programming of Programmable Array Logic 3 Devices 1 .
    [Show full text]
  • Introduction to ASIC Design
    ’14EC770 : ASIC DESIGN’ An Introduction Application - Specific Integrated Circuit Dr.K.Kalyani AP, ECE, TCE. 1 VLSI COMPANIES IN INDIA • Motorola India – IC design center • Texas Instruments – IC design center in Bangalore • VLSI India – ASIC design and FPGA services • VLSI Software – Design of electronic design automation tools • Microchip Technology – Offers VLSI CMOS semiconductor components for embedded systems • Delsoft – Electronic design automation, digital video technology and VLSI design services • Horizon Semiconductors – ASIC, VLSI and IC design training • Bit Mapper – Design, development & training • Calorex Institute of Technology – Courses in VLSI chip design, DSP and Verilog HDL • ControlNet India – VLSI design, network monitoring products and services • E Infochips – ASIC chip design, embedded systems and software development • EDAIndia – Resource on VLSI design centres and tutorials • Cypress Semiconductor – US semiconductor major Cypress has set up a VLSI development center in Bangalore • VDAT 2000 – Info on VLSI design and test workshops 2 VLSI COMPANIES IN INDIA • Sandeepani – VLSI design training courses • Sanyo LSI Technology – Semiconductor design centre of Sanyo Electronics • Semiconductor Complex – Manufacturer of microelectronics equipment like VLSIs & VLSI based systems & sub systems • Sequence Design – Provider of electronic design automation tools • Trident Techlabs – Power systems analysis software and electrical machine design services • VEDA IIT – Offers courses & training in VLSI design & development • Zensonet Technologies – VLSI IC design firm eg3.com – Useful links for the design engineer • Analog Devices India Product Development Center – Designs DSPs in Bangalore • CG-CoreEl Programmable Solutions – Design services in telecommunications, networking and DSP 3 Physical Design, CAD Tools. • SiCore Systems Pvt. Ltd. 161, Greams Road, ... • Silicon Automation Systems (India) Pvt. Ltd. ( SASI) ... • Tata Elxsi Ltd.
    [Show full text]
  • ECE 274 - Digital Logic Lecture 22 Full-Custom Integrated Circuit
    ECE 274 - Digital Logic Lecture 22 Full-Custom Integrated Circuit Full-Custom Integrated Circuit Chip created specifically to implement the transistors of the desired chip Lecture 22 – Implementation Layout – detailed description how each transistor and wires should be Manufactured IC Technologies layed on a chips surface Typically use CAD tools to convert our circuit design to a custom layout Fabricating an IC is often referred to a silicon spin 1 2 Semicustom (Application Specific) Integrated Full-Custom Integrated Circuit Circuits - ASICs Full-Custom Integrated Circuit Gate Arrays Pros Utilize a chip whose transistors are pre-designed to forms rows (arrays) of logic gates on the chip Maximum performance Sometimes referred to as sea-of-gates Cons Pros High NRE (Non-Recurring Engineering) cost Much cheaper than full-custom IC Cost of setting of the fabrication of an IC Fabrications time is typically several weeks Often exceeds $1 million Cons May take months before first IC is available Less optimized compared to full-custom IC - Slower performance, bigger size, and more power consumption 3 4 Semicustom (Application Specific) Integrated Semicustom (Application Specific) Integrated Circuits - ASICs Circuits - ASICs Standard Cells Cell Array Utilize library of pre-layed-out gates and smaller pieces of logic (cells) Standard cells are replaced on the IC with only the wiring left to be that a designer must instantiate and connect with wires completed Pros Sometimes referred to as sea of cells Can be better optimized
    [Show full text]
  • RESEARCH INSIGHTS – Hardware Design: FPGA Security Risks
    RESEARCH INSIGHTS Hardware Design: FPGA Security Risks www.nccgroup.trust CONTENTS Author 3 Introduction 4 FPGA History 6 FPGA Development 10 FPGA Security Assessment 12 Conclusion 17 Glossary 18 References & Further Reading 19 NCC Group Research Insights 2 All Rights Reserved. © NCC Group 2015 AUTHOR DUNCAN HURWOOD Duncan is a senior consultant at NCC Group, specialising in telecom, embedded systems and application review. He has over 18 years’ experience within the telecom and security industry performing almost every role within the software development cycle from design and development to integration and product release testing. A dedicated security assessor since 2010, his consultancy experience includes multiple technologies, languages and platforms from web and mobile applications, to consumer devices and high-end telecom hardware. NCC Group Research Insights 3 All Rights Reserved. © NCC Group 2015 GLOSSARY AES Advanced encryption standard, a cryptography OTP One time programmable, allowing write once cipher only ASIC Application-specific integrated circuit, non- PCB Printed circuit board programmable hardware logic chip PLA Programmable logic array, forerunner of FPGA Bitfile Binary instruction file used to program FPGAs technology CLB Configurable logic block, an internal part of an PUF Physically unclonable function FPGA POWF Physical one-way function CPLD Complex programmable logic device PSoC Programmable system on chip, an FPGA and EEPROM Electronically erasable programmable read- other hardware on a single chip only memory
    [Show full text]
  • Full-Custom Ics Standard-Cell-Based
    Full-Custom ICs Design a chip from scratch. Engineers design some or all of the logic cells, circuits, and the chip layout specifi- cally for a full-custom IC. Custom mask layers are created in order to fabricate a full-custom IC. Advantages: complete flexibility, high degree of optimization in performance and area. Disadvantages: large amount of design effort, expensive. 1 Standard-Cell-Based ICs Use predesigned, pretested and precharacterized logic cells from standard-cell li- brary as building blocks. The chip layout (defining the location of the building blocks and wiring between them) is customized. As in full-custom design, all mask layers need to be customized to fabricate a new chip. Advantages: save design time and money, reduce risk compared to full-custom design. Disadvantages: still incurs high non-recurring-engineering (NRE) cost and long manufacture time. 2 D A B C A B B D C D A A B B Cell A Cell B Cell C Cell D Feedthrough Cell Standard-cell-based IC design. 3 Gate-Array Parts of the chip are pre-fabricated, and other parts are custom fabricated for a particular customer’s circuit. Idential base cells are pre-fabricated in the form of a 2-D array on a gate-array (this partially finished chip is called gate-array template). The wires between the transistors inside the cells and between the cells are custom fabricated for each customer. Custom masks are made for the wiring only. Advantages: cost saving (fabrication cost of a large number of identical template wafers is amortized over different customers), shorter manufacture lead time.
    [Show full text]
  • Programmable Logic Design Quick Start Hand Book
    Second Edition Programmable Logic Design Quick Start Hand Book By Karen Parnell & Nick Mehta January 2002 ABSTRACT Whether you design with discrete logic, base all of your designs on microcontrollers, or simply want to learn how to use the latest and most advanced programmable logic software, you will find this book an interesting insight into a different way to design. Programmable logic devices were invented in the late seventies and since then have proved to be very popular and are now one of the largest growing sectors in the semiconductor industry. Why are programmable logic devices so widely used? Programmable logic devices provide designers ultimate flexibility, time to market advantage, design integration, are easy to design with and can be reprogrammed time and time again even in the field to upgrade system functionality. This book was written to complement the popular XilinxÒ Campus Seminar series but can also be used as a stand-alone tutorial and information source for the first of your many programmable logic designs. After you have finished your first design this book will prove useful as a reference guide or quick start handbook. The book details the history of programmable logic, where and how to use them, how to install the free, full functioning design software (Xilinx WebPACKä ISE included with this book) and then guides you through your first of many designs. There are also sections on VHDL and schematic capture design entry and finally a data bank of useful applications examples. We hope you find the book practical, informative and above all easy to use.
    [Show full text]
  • CPLD and FPGA Architectures
    ECE 428 Programmable ASIC Design CPLD and FPGA Architectures Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901 3-1 Definitions Field Programmable Device (FPD): — a general term that refers to any type of integrated circuit used for implementing digital hardware, where the chip can be configured by the end user to realize different designs. Programming of such a device often involves placing the chip into a special programming unit, but some chips can also be configured “in-system”. Another name for FPDs is programmable logic devices (PLDs). Source: S. Brown and J. Rose, FPGA and CPLD Architectures: A Tutorial, IEEE Design and Test of Computer, 1996 3-2 Classifications PLA — a Programmable Logic Array (PLA) is a relatively small FPD that contains two levels of logic, an AND- plane and an OR-plane, where both levels are programmable PAL — a Programmable Array Logic (PAL) is a relatively small FPD that has a programmable AND-plane followed by a fixed OR-plane SPLD — refers to any type of Simple PLD, usually either a PLA or PAL CPLD — a more Complex PLD that consists of an arrangement of multiple SPLD-like blocks on a single chip. FPGA — a Field-Programmable Gate Array is an FPD featuring a general structure that allows very high logic capacity. 3-3 PLA Programmable AND Plane Programmable OR Plane Programmable Node Un-programmed Connect Disconnect X Y O1 O2 O3 O4 X XY Y XY XY XY XX YY 3-4 PLA Programmable AND Plane Programmable OR Plane YZ XZ XYZ XY XY Z XY+YZ ?? XZ+XYZ 3-5 PAL Programmable AND Plane Fix OR Plane X Y O1 O2 O3 O4 3-6 PAL with Logic Expanders Programmable AND Plane Fix OR Plane ? Logic expanders 3-7 PLA v.s.
    [Show full text]
  • High-Performance Impact-X Programmable
    OBSOLETE - No Longer Available TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X PAL CIRCUITS SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992 • High-Performance Operation: TIBPAL16L8’ C SUFFIX . J OR N PACKAGE fmax (no feedback) M SUFFIX . J PACKAGE TIBPAL16R’ -5C Series . 125 MHz Min (TOP VIEW) TIBPAL16R’ -7M Series . 100 MHz Min f (internal feedback) max I 1 20 V TIBPAL16R’ -5C Series . 125 MHz Min CC I 2 19 O TIBPAL16R’ -7M Series . 100 MHz Min I 3 18 I/O f (external feedback) max I TIBPAL16R’ -5C Series . 117 MHz Min 4 17 I/O I TIBPAL16R’ -7M Series . 74 MHz Min 5 16 I/O I Propagation Delay 6 15 I/O I TIBPAL16L8-5C Series . 5 ns Max 7 14 I/O TIBPAL16L8-7M Series . 7 ns Max I 8 13 I/O TIBPAL16R’ -5C Series I 9 12 O (CLK-to-Q) . 4 ns Max GND 10 11 I TIBPAL16R ’ -7M Series (CLK-to-Q) . 6.5 ns Max • Functionally Equivalent, but Faster than, Existing 20-Pin PLDs TIBPAL16L8’ • Preload Capability on Output Registers C SUFFIX . FN PACKAGE Simplifies Testing M SUFFIX . FK PACKAGE • Power-Up Clear on Registered Devices (All (TOP VIEW) Register Outputs are Set Low, but Voltage CC I I I O Levels at the Output Pins Go High) V • Package Options Include Both Plastic and 3 2 1 20 19 I I/O Ceramic Chip Carriers in Addition to Plastic 4 18 I/O and Ceramic DIPs I 5 17 • I 6 16 I/O Security Fuse Prevents Duplication I 7 15 I/O I 8 14 I/O I/O I 3-STATE REGISTERED 910111213 PORT DEVICE INPUTS O OUTPUTS Q OUTPUTS S I I O ’PAL16L8 10 2 0 6 I/O ’PAL16R4 8 0 4 (3-state buffers) 4 GND ’PAL16R6 8 0 6 (3-state buffers) 2 ’PAL16R8 8 0 8 (3-state buffers) 0 Pin assignments in operating mode description These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices.
    [Show full text]
  • Ch7. Memory and Programmable Logic
    EEA091 - Digital Logic 數位邏輯 Chapter 7 Memory and Programmable Logic 吳俊興 國立高雄大學 資訊工程學系 2006 Chapter 7 Memory and Programmable Logic 7-1 Introduction 7-2 Random-Access Memory 7-3 Memory Decoding 7-4 Error Detection and Correction 7-5 Read-Only Memory 7-6 Programmable Logic Array 7-7 Programmable Array Logic 7-8 Sequential Programmable Devices 7-1 Introduction • Memory unit –a collection of cells capable of storing a large quantity of binary information and • to which binary information is transferred for storage • from which information is available when needed for processing –together with associated circuits needed to transfer information in and out of the device • write operation: storing new information into memory • read operation: transferring the stored information out of the memory • Two major types –RAM (Random-access memory): Read + Write • accept new information for storage to be available later for use –ROM (Read-only memory): perform only read operation Programmable Logic Device •Programmable logic device (PLD) –an integrated circuit with internal logic gates • hundreds to millions of gates interconnected through hundreds to thousands of internal paths –connected through electronic paths that behave similar to fuse • In the original state, all the fuses are intact –programming the device • blowing those fuse along the paths that must be removed in order to obtain particular configuration of the desired logic function •Types –Read-only Memory (ROM, Section 7-5) –programmable logic array (PLA, Section 7-6) –programmable array
    [Show full text]
  • No Slide Title
    ECEN 248 –Introduction to Digital Systems Design (Spring 2008) (Sections: 501, 502, 503, 507) Prof. Xi Zhang ECE Dept, TAMU, 333N WERC http://www.ece.tamu.edu/~xizhang/ECEN248 Programmable logic device (PLD) A PLD is a general-purpose chip for implementing logic circuit. It contains a collection of logic circuit elements that can be customized in different ways. A PLD can be viewed as a “black box” that contains logic gates and programmable switches. The programmable switches allow the logic gates inside the PLD to be connected together to implement logic circuits. Programmable logic device as a black box Logic gates Inputs and Outputs (logic variables) programmable (logic functions) switches Figure 3.24. Programmable logic device as a black box. Programmable logic devices Different types of PLD Simple PLD (SPLD) Programmable logic array (PLA) Programmable array logic (PAL) Complex PLD (CPLD) Field-programmable gate arrays (FPGA) Programmable logic array (PLA) x1 x2 xn PLA is developed based on the sum-of-product form. A PLA includes a circuit Input buffers block called an AND plane and (or AND array) and a inverters circuit block called an OR plane (or OR array). x1 x1 xn xn Æ Input Buffer/inverters P Æ And plane Æ OR plane 1 Æ Output AND plane OR plane Pk f1 fm Figure 3.25. General structure of a PLA. Gate-level diagram of a PLA x1 x2 x3 Output of And plane: Programmable connections P1= x 1 x 2 OR plane P1 P2= x 1 x 3 P2 P3= x 1 x 2 x 3 P4= x 1 x 3 P3 Output of OR plane: P4 f1 x 1= x 2+ x 1 x 3+ x 1 x 2 x 3 AND plane f2 x 1= x 2+ x 1 x 2+ x 3 x 1 x 3 f1 f2 Figure 3.26.
    [Show full text]