DOCSLIB.ORG

Bandwidth Extension of High-Gain CMOS Stages Using Active Negative Capacitance

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Bandwidth Extension of High-Gain CMOS Stages Using Active Negative Capacitance 1 Bandwidth Extension of High-Gain CMOS Stages Using Active Negative Capacitance David J. Comer, Fellow, IEEE, Donald T. Comer, Jonathan B. Perkins, Kevin D. Clark, Adrian P. C. Genz Department of Electrical and Computer Engineering Brigham Young University Provo, Utah, USA approaching two orders of magnitude are observed in Abstract—A method of extending the bandwidth of a CMOS simulations. Circuit designs are simulated with Spectre Spice amplifier by the use of a negative capacitance circuit is presented. (Cadence), using TSMC .25-micron CMOS device models. Nonideal effects of the negative capacitance circuit are combined Two high gain amplifiers are first designed and simulated. with the one-pole amplifier response resulting in a two-pole The bandwidth extension technique is then applied to extend response. Proper selection of element values leads to a maximally-flat magnitude response with a significantly improved the bandwidth of each amplifier. bandwidth for the amplifier. Specific guidelines are given for the design of an effective negative capacitance circuit. Simulations II. GENERATION OF NEGATIVE CAPACITANCE using TSMC 0.25-micron device models show a bandwidth improvement approaching two orders of magnitude in a typical Typically, high-gain MOS stages use active loads to CMOS high-gain stage. generate large values of load resistance, RL. The bandwidth is then I. INTRODUCTION 1 RESENT day electronic circuits continue to have f = (1) 3−dB π P frequency limitations primarily due to parasitic 2 RLCL capacitances. A large capacitance, such as IC pad where C is the parasitic capacitance in parallel with R . capacitance, may limit the speed of a circuit even if its L L associated node resistance is small. Likewise, a very small Although a second pole could result from the input capacitance will limit the speed of a circuit if its associated capacitance and resistance of the stage, values of RL sufficient node resistance is large. Continual improvement in the to maximize gain lead to a dominant pole given by (1). In fabrication process is reducing these parasitic capacitances; order to increase this pole frequency, a negative capacitance could be used to decrease the value of C . however, parasitic capacitances still limit high frequency L circuit performance in many cases. In theory, negative capacitance can be generated using the Negative capacitance circuitry provides a method for Miller effect and an ideal inverting amplifier with no output minimizing the effects of parasitic capacitances by partial impedance or frequency limitation. A more practical circuit is cancellation. Negative capacitance is generated by adding shown in Fig. 1. This stage is designed to cancel some portion active circuitry to a node with excessive parasitic capacitance. of the load capacitance for the amplifying stage plus the input Others have proposed this type of circuitry for several uses capacitance to the negative capacitance generator (NCG) including: improvement of bus switching speed [1], circuit. The resistance, R1, represents the output resistance cancellation of MESFET optical receiver input capacitance and the capacitance, C1, is the parasitic output capacitance of [2], cancellation of input capacitance of differential stages [3], the NCG circuit. These two elements account for the and improvement of op amp unity gain frequency and phase frequency behavior of the NCG. The capacitance C bridging margin [4]. the amplifier’s output along with the gain A create the The concept of negative capacitance is applied to high-gain negative capacitance. When the NCG circuit connects to the MOS stages in this work. Bandwidth improvement output node of the amplifier the voltage gain is proportional to the impedance at this node, 1-4244-0395-2/06/$20.00 ©2006 IEEE. 628 2 This means that a node with a small upper corner frequency will exhibit a great amount of improvement when loaded by a negative capacitance circuit that maximizes z1. Amplifying stages that use large active loads to achieve high gain can experience large increases in bandwidth. To show how to maximize z1 it is helpful to look at its inverse, given by Fig. 1. Negative Capacitance stage used for canceling a node capacitance. 1 = + R C R C (6) v 1 z 1 1 1 Z = out = * 1 i R (CC +C C +CC ) in 1 L L 1 1 1+ sR (C + C ) 1 1 (2) Designing a fast amplifier for the negative capacitance − + + + 2 (1 A)CR R C R (C C ) 1 circuit will minimize the term R C . It is seen from (6) that s + s L L L 1 1 + 1 1 + + + + R1RL (CCL CLC1 CC1) R1RL (CCL CLC1 CC1) minimizing the term R1C is also important. Specifically, if the feedback capacitance C is much larger than C1, the bandwidth Before adding the NCG, the impedance of the amplifier improvement will be limited by the product of R1 and C. output node had a single pole and a low-frequency value of Canceling a large capacitance will require a large feedback RL. capacitor C. This implies that better results will be obtained if After adding the NCG, the low frequency impedance is still the bandwidth of the amplifier stage is limited by a large equal to RL, but there are now two poles and one zero rather resistance RL and small capacitance CL. than a single pole. If the magnitude of the zero is considerably Because the high gain of a high-gain stage is formed by a larger than that of the poles it can be neglected. The large output resistance, the bandwidth can be dramatically denominator can be expressed in standard form as improved with negative capacitance. The output resistance ω combines with the associated parasitic device capacitance, = 2 + 0 + ω 2 D s s 0 (3) which is usually small, to create a low upper corner frequency Q for the stage. As seen later, the bandwidth of such a stage can be improved by a factor exceeding 50. Using (2) and (3) allows Q to be written as If a large value of output capacitance is to be cancelled, varying the gain of the negative capacitance stage allows the + + feedback capacitance to be smaller. For an ideal NCG with no R1RL (CCL CLC1 CC1) Q = (4) parasitics, that is, zero values of R and C , the negative − + + + 1 1 (1 A)CRL RLCL R1(C C1) capacitance generated is RL and CL are associated with the high gain amplifier output = CNEG (1 - A)C (7) node and are constant. R1 and C1 are associated with the negative capacitance circuit and determined by the negative capacitance gain stage implementation. The value of Q can Solving for C gives best be controlled by the choices of C and A, to which Q is C NEG highly sensitive. For a wideband response, a good choice for C = (8) Q is that value resulting in a maximally-flat magnitude 1- A response (MFMR). This leads to the widest possible bandwidth with no peaking within the pass band. In this case, Because (7) results from using an ideal amplifier for the NCG, CNEG functions as an approximate value of the negative a value of Q = 1/ 2 leads to MFMR. The improved 3-dB capacitance desired. If CNEG = -10fF is desired for bandwidth is now given by cancellation of CL, then A=2 requires that C be 10 fF. If A=3 1 however, the required value of C is 5 fF. f − = (5) Increasing the gain A will likely cause the amplifier of the 3 dB π + + 2 R1RL (CCL CLC1 CC1) NCG circuit to be slower due to the gain-bandwidth tradeoff The extended bandwidth from (5) can be many times greater typically present in all amplifiers. Inspection of (6) shows that than the original bandwidth given by (1). increasing R1 to increase the gain A will increase the first term and could decrease the second term by decreasing C. If III. DESIGN CONSIDERATIONS the second term in (6) is much greater than the first, then this As seen earlier, the negative capacitance circuitry will be increase in gain could be beneficial to maximize z1. Typically, if the capacitance to be cancelled is similar in more effective if designed to maximize the zero, z1, in (2). magnitude to C1, then A=2 is a good choice for amplifier gain. The greater the ratio between z1 and the uncompensated node bandwidth, the greater the percentage of improvement will be. If a much larger capacitance is to be cancelled however, then a 629 3 from Table I will be used to find the value of C in (4) to produce a maximally flat magnitude response. V. SIMULATION OF NEGATIVE CAPACITANCE CIRCUITRY The design of high gain CMOS amplifier stages is a widely covered topic. Stages such as the cascode circuit [5], composite cascode [6], and others are often used when high gain is desired. It has been shown how parameters such as device dimensions and inversion level can be optimized for high gains [7-8]. In each case, the benefit of a high amplifier gain is typically accompanied by the disadvantage of a low bandwidth. The low bandwidth is due to the parasitic Fig. 2. Differential pair amplifier for negative capacitance generation. slightly larger value of A may be useful in maximizing z1, and capacitance appearing in parallel with the very large output likewise the performance of the negative capacitance. resistance. High gain CMOS stages will therefore benefit significantly from adding a negative capacitance to the output IV. SIMULATION OF NEGATIVE CAPACITANCE CIRCUITRY node. One implementation of a negative capacitance circuit is the differential pair of Fig. 2. The low frequency gain of this circuit is given by 1 gm (gm + gmb ) 1 2 2 gm Avv = 3 , (9) (gm + gmb )rds + + + 2 2 2 gds1 gm1 gmb1 + 1 rds2 gm 3 For RD<< rds1,2, gds << gm, and gm1=gm2 the gain becomes 1 gm 1 gm A ≈ 3 (10) VV 2 When designed to have a small positive gain, this stage has several benefits.
Load more

Recommended publications
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • Negative Capacitance in a Ferroelectric Capacitor
    Negative Capacitance in a Ferroelectric Capacitor Asif Islam Khan1, Korok Chatterjee1, Brian Wang1, Steven Drapcho2, Long You1, Claudy Serrao1, Saidur Rahman Bakaul1, Ramamoorthy Ramesh2,3,4, Sayeef Salahuddin1,4* 1 Dept. of Electrical Engineering and Computer Sciences, University of California, Berkeley 2 Dept. of Physics, University of California, Berkeley 3 Dept. of Material Science and Engineering, University of California, Berkeley 4 Material Science Division, Lawrence Berkeley National Laboratory, Berkeley, *To whom correspondence should be addressed; E-mail: [email protected] The Boltzmann distribution of electrons poses a fundamental barrier to lowering energy dissipation in conventional electronics, often termed as Boltzmann Tyranny1-5. Negative capacitance in ferroelectric materials, which stems from the stored energy of phase transition, could provide a solution, but a direct measurement of negative capacitance has so far been elusive1-3. Here we report the observation of negative capacitance in a thin, epitaxial ferroelectric film. When a voltage pulse is applied, the voltage across the ferroelectric capacitor is found to be decreasing with time–in exactly the opposite direction to which voltage for a regular capacitor should change. Analysis of this ‘inductance’-like behavior from a capacitor presents an unprecedented insight into the intrinsic energy profile of the ferroelectric material and could pave the way for completely new applications. 1 Owing to the energy barrier that forms during phase transition and separates the two degenerate polarization states, a ferroelectric material could show negative differential capacitance while in non-equilibrium1-5. The state of negative capacitance is unstable, but just as a series resistance can stabilize the negative differential resistance of an Esaki diode, it is also possible to stabilize a ferroelectric in the negative differential capacitance state by placing a series dielectric capacitor 1-3.
    [Show full text]
  • Very High Frequency Integrated POL for Cpus
    Very High Frequency Integrated POL for CPUs Dongbin Hou Dissertation submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY in Electrical Engineering Fred C. Lee, Chair Qiang Li Rolando Burgos Daniel J. Stilwell Dwight D. Viehland March 23rd, 2017 Blacksburg, Virginia Keywords: Point-of-load converter, integrated voltage regulator, very high frequency, 3D integration, ultra-low profile inductor, magnetic characterizations, core loss measurement © 2017, Dongbin Hou Dongbin Hou Very High Frequency Integrated POL for CPUs Dongbin Hou Abstract Point-of-load (POL) converters are used extensively in IT products. Every piece of the integrated circuit (IC) is powered by a point-of-load (POL) converter, where the proximity of the power supply to the load is very critical in terms of transient performance and efficiency. A compact POL converter with high power density is desired because of current trends toward reducing the size and increasing functionalities of all forms of IT products and portable electronics. To improve the power density, a 3D integrated POL module has been successfully demonstrated at the Center for Power Electronic Systems (CPES) at Virginia Tech. While some challenges still need to be addressed, this research begins by improving the 3D integrated POL module with a reduced DCR for higher efficiency, the vertical module design for a smaller footprint occupation, and the hybrid core structure for non-linear inductance control. Moreover, as an important category of the POL converter, the voltage regulator (VR) serves an important role in powering processors in today’s electronics.
    [Show full text]
  • RX200, RX100 Series Application Note Overview of CTSU Operation
    APPLICATION NOTE RX200, RX100 Series R01AN3824EU0100 Rev 1.00 Overview of CTSU operation May 10, 2017 Introduction This document gives an operational overview of the capacitive touch sensing unit (CTSU) associated with a variety of RX and Synergy MCUs, including functioning principals and waveforms describing its operation in mutual and self- capacitive modes. Target Device RX230, RX231, RX130, and RX113. Contents 1. The components of capacitive touch ............................................................................. 2 2. Generation of the Electrostatic Field ............................................................................. 2 2.1 Overview of Parasitic capacitance ............................................................................................ 3 3. CTSU Capacitance Estimation ........................................................................................ 4 3.1 Measuring current via the Self-Capacitance Method .............................................................. 4 3.2 Measuring current via the Mutual-Capacitance Method ......................................................... 6 3.2.1 Simulation of the currents in Mutual Mode ........................................................................ 8 3.3 Turning the current to a digital measurement ......................................................................... 9 R01AN3824EU0100 Rev 1.00 Page 1 of 11 May 10, 2017 RX200, RX100 Series Overview of CTSU operation 1. The components of capacitive touch Renesas’ capacitive touch solution
    [Show full text]
  • Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
    Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline • Low-frequency small-signal equivalent circuit model • High-frequency small-signal equivalent circuit model Reading Assignment: Howe and Sodini; Chapter 4, Sections 4.5-4.6 Announcements: 1.Quiz#1: March 14, 7:30-9:30PM, Walker Memorial; covers Lectures #1-9; open book; must have calculator • No Recitation on Wednesday, March 14: instructors or TA’s available in their offices during recitation times 6.012 Spring 2007 Lecture 10 1 Large Signal Model for NMOS Transistor Regimes of operation: VDSsat=VGS-VT ID linear saturation ID V DS VGS V GS VBS VGS=VT 0 0 cutoff VDS • Cut-off I D = 0 • Linear / Triode: W V I = µ C ⎡ V − DS − V ⎤ • V D L n ox⎣ GS 2 T ⎦ DS • Saturation W 2 I = I = µ C []V − V •[1 + λV ] D Dsat 2L n ox GS T DS Effect of back bias VT(VBS ) = VTo + γ [ −2φp − VBS −−2φp ] 6.012 Spring 2007 Lecture 10 2 Small-signal device modeling In many applications, we are only interested in the response of the device to a small-signal applied on top of a bias. ID+id + v - ds + VDS v + v gs - - bs VGS VBS Key Points: • Small-signal is small – ⇒ response of non-linear components becomes linear • Since response is linear, lots of linear circuit techniques such as superposition can be used to determine the circuit response. • Notation: iD = ID + id ---Total = DC + Small Signal 6.012 Spring 2007 Lecture 10 3 Mathematically: iD(VGS, VDS , VBS; vgs, vds , vbs ) ≈ ID()VGS , VDS ,VBS + id (vgs, vds, vbs ) With id linear on small-signal drives: id = gmvgs + govds + gmbvbs Define: gm ≡ transconductance [S] go ≡ output or drain conductance [S] gmb ≡ backgate transconductance [S] Approach to computing gm, go, and gmb.
    [Show full text]
  • Analyzing the Effect of Parasitic Capacitance in a Full-Bridge Class-D Current Source Rectifier on a High Step-Up Push–Pull Multiresonant Converter
    sustainability Article Analyzing the Effect of Parasitic Capacitance in a Full-Bridge Class-D Current Source Rectifier on a High Step-Up Push–Pull Multiresonant Converter Anusak Bilsalam 1,* , Chainarin Ekkaravarodome 2, Viboon Chunkag 3 and Phatiphat Thounthong 4 1 Department of Electrical Engineering Technology, College of Industrial Technology (CIT), King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand 2 Advanced Power Electronics and Experiment Laboratory, Department of Instrumentation and Electronics Engineering, Faculty of Engineering, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] 3 Department Electrical and Computer Engineering, Faculty of Engineering, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] 4 Renewable Energy Research Centre, Department of Teacher Training in Electrical Engineering, Faculty of Technical Education, King Mongkut’s University of Technology North Bangkok (KMUTNB), 1518 Pracharat 1 Rd., Wongsawang, Bang Sue, Bangkok 10800, Thailand; [email protected] * Correspondence: [email protected] Abstract: This paper presents an analysis on the effect of a parasitic capacitance full-bridge class-D current source rectifier (FB-CDCSR) on a high step-up push–pull multiresonant converter (HSPPMRC). The proposed converter can provide high voltage for a 12 V battery using an isolated transformer Citation: Bilsalam, A.; DC Ekkaravarodome, C.; Chunkag, V.; and an FB-CDCSR. The main switches of the push–pull and diode full-bridge rectifier can be operated Thounthong, P.
    [Show full text]
  • Lnt Room 36-412
    ~n;A r lrr^-> , ;-rl _ L N T ROOM 36-412 ,~' t nl S i WITH r S E FEUN CA TESI i r 4 > i o ) Urlt..... .. i 6 I tv J:sos? ', f5a 11,!ls.tr''j'6 8^,t~~~ 0t-,,' -~~~nr w AAPLIFIERS WITI-`PRSAIBED FREQUENCY CHARACTERISTICS AND ARBITRARY BANDWIDTH JOHN G. LINVILL (Qh) copor TECHNICAL REPORT NO. 163 JULY 7, 1950 RESEARCH LABORATORY OF ELECTRONICS MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS t The research reported in this document was made possible through support extended the Massachusetts Institute of Tech- nology, Research Laboratory of Electronics, jointly by the Army Signal Corps, the Navy Department (Office of Naval Research) and the Air Force (Air Materiel Command), under Signal Corps Contract No. W36-039-sc-32037, Project No. 102B; Department of the Army Project No. 3-99-10-022. This report is based on a thesis in the Department of Electrical Engineering, M.I.T. I _ _ I _ __ _ MASSACHUSETTS INSTITUTE OF TECHNOLOGY RESEARCH LABORATORY OF ELECTRONICS Technical Report No. 163 July 7, 1950 AMPLIFIERS WITH PRESCRIBED FREQUENCY CHARACTERISTICS AND ARBITRARY BANDWIDTH John G. Linvill Abstract The amplifier chain, a cascade connection of amplifier tubes connected by two- terminal or two-terminal-pair interstages, is the basic component of the amplifiers designed. Shunt capacitance in the interstages imposes a limit on the amplification per stage over a prescribed band of frequencies. The limit of amplification per stage is inversely proportional to the bandwidth. The method of design of amplifier chains pre- sented leads to simple interstages which are economically close to the maximum in performance for the shunt capacitance present.
    [Show full text]
  • Analysis of Low Voltage Regulator Efficiency Based
    ANALYSIS OF LOW VOLTAGE REGULATOR EFFICIENCY BASED ON FERRITE INDUCTOR by MRIDULA KOTHAKONDA A THESIS Submitted in partial fulfillment of the requirements for the degree of Master of Science in the Department of Electrical and Computer Engineering in the Graduate School of The University of Alabama TUSCALOOSA, ALABAMA 2010 Copyright Mridula Kothakonda 2010 ALL RIGHTS RESERVED ABSTRACT Low voltage regulator based on ferrite inductor, using single- and two-phase topologies, were designed and simulated in MATLAB. Simulated values of output voltage and current were used to evaluate the buck converter (i.e., low voltage regulator) for power efficiency and percentage ripple reduction at frequencies between 1 and 10 MHz with variable loads from 0.024 to 4 Ω. The parameters, such as inductance of 20 nH, quality factor of 15 of fabricated ferrite inductor and DC resistance (DCR) of 8.3 mΩ, were used for efficiency analysis of the converter. High current around 40 A was achieved by the converter at low load values. Low output voltage in the range of 0.8-1.2 V was achieved. The simulated results for the single- and two- phase converter were compared for maximum efficiency and lowest ripple in output voltage and current. The maximum efficiency of 97 % with load of 0.33 Ω and the lowest ripple current of about 2.3 mA were estimated for the two-phase converter at 10 MHz. In summary, the two- phase converter showed higher efficiency and lower ripple voltage and current than those of the single-phase converter. In addition, the efficiency of single- and two-phase converters based on ferrite inductor was compared to single- and two-phase converters based on air-core inductor.
    [Show full text]
  • Parasitic Oscillation and Ringing of Power Mosfets Application Note
    Parasitic Oscillation and Ringing of Power MOSFETs Application Note Parasitic Oscillation and Ringing of Power MOSFETs Description This document describes the causes of and solutions for parasitic oscillation and ringing of power MOSFETs. © 2017 - 2018 1 2018-07-26 Toshiba Electronic Devices & Storage Corporation Parasitic Oscillation and Ringing of Power MOSFETs Application Note Table of Contents Description ............................................................................................................................................ 1 Table of Contents ................................................................................................................................. 2 1. Parasitic oscillation and ringing of a standalone MOSFET .......................................................... 3 2. Forming of an oscillation network ....................................................................................................... 3 2.1. Oscillation phenomenon ..................................................................................................................... 3 2.1.1. Feedback circuit (positive and negative feedback) ......................................................................... 4 2.1.2. Conditions for oscillation ...................................................................................................................... 5 2.2. MOSFET oscillation .............................................................................................................................. 5 2.2.1.
    [Show full text]
  • The MOS Tetrode Transistor Is Studied in This Project
    AN ABSTRACT OF THE THESIS OF Thawee Limvorapun for the Master of Science (Name) (Degree) in Electrical and Electronics Engineering (Major) 4; -- 7 -- presented on . (Date) Title: THE MOS TETROD.° mr""TcTcm"" Redacted for Privacy Abstract approved: James C. Lodriey The MOS tetrode transistor is studied in this project. This device is ideally suited for high frequency and switching application. In effect it is the solid state analogy of a multigrid vacuum tube performing a very useful multigrid function. A new structure is developed for p-channel 10 ohm-cm. silicon substrate of (111) crystal orientation. This structure consists of an aluminum con- trol gate G1 buried in the pyrolytic SiO2, or E-gun evapo- ration SiO with thermal oxide for the control gate in- 2' sulator. An offset gate G2 produces another channel L2 and causes a longer pinchoff region in the device. The drain breakdown can be maximized so as to approach bulk breakdown as the result of the redistribution of the surfacefield. is very low, ap- The Miller feedback capacitance CGl-D proaching values similar to those of the vacuum pentodes. This paper describes the design, artwork, pyrolytic SiO and E-gun evaporation SiO process. The V-I 2 2 characteristics, dynamic drain resistance, capacitance, small signal equivalent circuit and large signal limitation, and drain breakdown voltage are also discussed. THE MOS TETRODE TRANSISTOR by Thawee Limvorapun A THESIS submitted to Oregon State University in partial fulfillment of the requirements for the degree of Master of Science June 1973 APPROVED: Redacted for Privacy Associa e rofessor of Electrical andEleC-E-Anics Engineering in charge of major Redacted for Privacy Head of Department of Electrical and Electronics Engineering Redacted for Privacy Dean of Graduate School Date thesis is presented 6- 7- 7 2 Typed by Erma McClanathan for Thawee Limvorapun ACKNOWLEDGMENTS I wish to express my sincere appreciation to my advisor, Professor James C.
    [Show full text]
  • Design, Fabrication, and Characterization of Three‑Dimensional Embedded Capacitor in Through‑Silicon Via
    This document is downloaded from DR‑NTU (https://dr.ntu.edu.sg) Nanyang Technological University, Singapore. Design, fabrication, and characterization of three‑dimensional embedded capacitor in through‑silicon via Lin, Ye 2019 Lin, Y. (2019). Design, fabrication, and characterization of three‑dimensional embedded capacitor in through‑silicon via. Doctoral thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/102666 https://doi.org/10.32657/10220/48586 Downloaded on 28 Sep 2021 02:52:36 SGT ( O n th e S p ine) DESIGN, FA BRICATION, AND CHARACTERIZATION OF 3 DESIGN, FABRICATION, AND CHARACTERIZATION OF THREE-DIMENSIONAL EMBEDDED CAPACITOR IN THROUGH-SILICON VIA - D EMBEDDED CAPACITOR IN TSV LIN YE LIN YE SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING 2019 2019 DESIGN, FABRICATION, AND CHARACTERIZATION OF THREE-DIMENSIONAL EMBEDDED CAPACITOR IN THROUGH-SILICON VIA LIN YE (B. Eng., Nanyang Technological University) SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING A thesis submitted to the Nanyang Technological University in partial fulfillment of the requirement for the degree of Doctor of Philosophy 2019 Statement of Originality I hereby certify that the work embodied in this thesis is the result of original research, is free of plagiarised materials, and has not been submitted for a higher degree to any other University or Institution. 28 May 2019 Date Lin Ye Supervisor Declaration Statement I have reviewed the content and presentation style of this thesis and declare it is free of plagiarism and of sufficient grammatical clarity to be examined. To the best of my knowledge, the research and writing are those of the candidate except as acknowledged in the Author Attribution Statement.
    [Show full text]
  • High Frequency Passive Components
    EECS 142 Laboratory #1 High Frequency Passive Components Prof. A. M. Niknejad and Dr. Joel Dunsmore University of California Berkeley, CA 94720 February 11, 2013 1 1 Introduction Passive components play an important role in RF and microwave circuits. For instance, inductors are commonly employed to tune out the capacitance of transistors by forming resonant circuits. Inductors and capacitors together are used to build filters and impedance matching circuits. In communication circuits, filtering and matching are important functions for attenuating unwanted signals while maximizing the gain of desired frequencies. Unfortu- nately, there are no ideal inductors, capacitors, or resistors, and the unwanted characteristics of these components are called parasitics. In this laboratory, you will learn about the high frequency parasitics associated with passive components. These parasitics add loss and limit the upper frequency range over which the components function properly. 2 PCB Manufacturing All circuits will be fabricated using a simple two-layer printed circuit board (PCB). The PCB consists of a low-cost dielectric material, usually FR4 (r = 4:4), with a thickness of 62 mils1, and two layers of Cu metal layer. The copper layers are plated with solder, which doesn't oxidize and which melts at low temperature. The metal layers have a thickness of 34 µm. Normally you would pattern the metal layers to produce your circuit but in the interest of time, the boards have been prefabricated to take on a standard form. The backside of the board is a solid ground plane. Connections to ground must travel through a plated-through \via" to reach the backside.
    [Show full text]