DOCSLIB.ORG

Characterization and Modeling of TSV Based 3-D Integrated Circuits

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

Characterization and Modeling of TSV Based 3-D Integrated Circuits by Ioannis Savidis Submitted in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy Supervised by Professor Eby G. Friedman Department of Electrical and Computer Engineering Arts, Sciences and Engineering Edmund J. Hajim School of Engineering and Applied Sciences University of Rochester Rochester, New York 2013 ii © 2013 Copyright by Ioannis Savidis All rights reserved iii Dedication To my family. My achievements are but an indication of your love and support. iv Biographical Sketch Ioannis Savidis was born in Rochester, New York in December 1982. He received the B.S.E. degree in electrical and com- puter engineering and biomedical engineer- ing from Duke University, Durham, NC, in 2005. He received the M.Sc. degree in electrical and computer engineering from the University of Rochester, Rochester, NY, in 2007. He pursued his research in high performance integrated circuits for the Ph.D. degree in electrical and computer engineering under the guidance of Professor Eby G. Friedman. He interned at Freescale Semiconductor Corporation, Austin, TX during the summers of 2006 and 2007, where he worked on the electrical characterization and modeling of interplane 3-D vias. During the summers of 2008, 2009, 2010, and 2011 he interned at v the IBM T. J. Watson Research Center, Yorktown Heights, NY, where he worked on elec- trical characterization and modeling, reticle design, and DC and high frequency electrical measurements of test vehicles implementing various interplane 3-D via topologies. His research interests include analysis, modeling, and design methodologies for high perfor- mance digital and mixed-signal integrated circuits, emerging integrated circuit technolo- gies, and interconnect related issues, with an emphasis on electrical and thermal modeling and characterization, signal and power integrity, and power and clock delivery for 3-D IC technologies. The following publications were a result of work conducted during his doctoral study: Publications Book Chapter [1] I. Savidis and E. G. Friedman, “Physical Design Trends for Interconnects,” On-Chip Communication Architectures System on Chip Interconnect, S. Pasricha and N. Dutt, Morgan Kaufmann Publishers, Elsevier, Chapter 11, pp. 403-437, 2008. Journal Papers [1] I. Savidis and E. G. Friedman, “Experimental Analysis of Thermal Coupling in TSV- Based 3-D Integrated Circuits,” IEEE Transactions on Electron Devices, (in submis- sion). [2] I. Savidis, S. Kose, and E. G. Friedman, “Power Noise in TSV-Based 3-D Integrated Circuits,” IEEE Journal of Solid-State Circuits, Vol. 48, No. 2, pp. 587-597, Febru- ary 2013. [3] B. Ciftcioglu, R. Berman, S. Wang, J. Hu, I. Savidis, M. Jain, D. Moore, M. Huang, E. G. Friedman, G. Wicks, and H. Wu, “3-D Integrated Heterogeneous Intra-Chip vi Free-Space Optical Interconnect,” Optics Express, Vol. 20, No. 4, pp. 4331-4345, February 2012. [4] V. Pavlidis, I. Savidis, and E. G. Friedman, “Clock Distribution Networks in 3-D Integrated Systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Sys- tems, Vol. 19, No. 12, pp. 2256-2266, December 2011. [5] J. Wang, I. Savidis, and E. G. Friedman, “Thermal Analysis of Oxide-Confined VC- SEL Arrarys,” Microelectronics Journal, Vol. 42, No. 5, pp. 820-825, May 2011. [6] B. Ciftcioglu, R. Berman, J. Zhang, Z. Darling, S. Wang, J. Hu, J. Xue, A. Garg, M. Jain, I. Savidis, D. Moore, M. Huang, E. G. Friedman, G. Wicks, and H. Wu, “A 3-D Integrated Intra-Chip Free-Space Optical Interconnect for Many-Core Chips,” IEEE Photonics Technology Letters, Vol. 23, No. 3, pp. 164-166, February 2011. [7] I. Savidis and E. G. Friedman, “Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance,” IEEE Transactions on Electron Devices, Vol. 56, No. 9, pp. 1873-1881, September 2009. Conference Papers [1] I. Savidis and E. G. Friedman, “Test Circuits for 3-D Systems Integration,” Proceed- ings of the Government Microcircuit Applications & Critical Technology Conference (GOMACTech), pp. 181-184, March 2012. [2] H. Wu, B. Ciftcioglu, R. Berman, S. Wang, J. Hu, I. Savidis, M. Jain, D. Moore, M. Huang, E. Friedman, and G. Wicks, “Chip-Scale Demonstration of 3-D Integrated Intra-Chip Free-Space Optical Interconnect (Invited Paper),” Photonics West: Pro- ceedings of SPIE Optoelectronic Integrated Circuits XIV, Vol. 8265, pp. 82650C-1 82650C-10, February 2012. [3] I. Savidis, V. Pavlidis, and E. G. Friedman, “Clock Distribution Models of 3-D Inte- grated Systems,” Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2225-2228 May 2011. [4] I. Savidis, S. Kose, and E. G. Friedman, “Power Grid Noise in TSV-Based 3-D Inte- grated Systems,” Proceedings of the Government Microcircuit Applications & Criti- cal Technology Conference (GOMACTech), pp. 129-132, March 2011. vii [5] B. Ciftcioglu, R. Berman, J. Zhang, Z. Darling, A. Garg, J. Hu, M. Jain, P. Liu, I. Sa- vidis, S. Wang, J. Xue, E. G Friedman, M. Huang, D. Moore, G. Wicks, and H. Wu, “Initial Results of Prototyping a 3-D Integrated Intra-Chip Free-Space Optical In- terconnect,” Proceedings of the Workshop on the Interaction between Nanophotonic Devices and Systems (WINDS 2010), December 2010. [6] J. Xue, A. Garg, B. Ciftcioglu, J. Hu, S. Wang, I. Savidis, M. Jain, R. Berman, P. Liu, M. Huang, H. Wu, E. Friedman, G. Wicks, and D. Moore, “An Intra-Chip Free-Space Optical Interconnect,” Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA), pp. 94-105, June 2010. [7] J. Xue, A. Garg, B. Ciftcioglu, S. Wang, I. Savidis, J. Hu, M. Jain, M. Huang, H. Wu, E. G. Friedman, G. W. Wicks, and D. Moore, “An Intra-Chip Free-Space Opti- cal Interconnect,” Proceedings of the 3rd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI ’09) held in conjunction with the 36th Inter- national Symposium on Computer Architecture, June 2009. [8] I. Savidis, E. G. Friedman, V. F. Pavlidis, and G. De Micheli, “Clock and Power Distribution Networks for 3-D Integrated Circuits,” Proceedings of the Workshop on 3D Integration, Design, Automation & Test in Europe Conference, March 2009. [9] V. F. Pavlidis, I. Savidis, and E. G. Friedman, “Clock Distribution Architectures for 3-D SOI Integrated Circuits,” Proceedings of the IEEE International Silicon-on- Insulator Conference, pp. 111-112, October 2008. [10] V. F. Pavlidis, I. Savidis, and E. G. Friedman, “Clock Distribution Networks for 3-D Integrated Circuits,” Proceedings of the IEEE Custom Integrated Circuits Confer- ence, pp. 651-654, September 2008. [11] I. Savidis and E. G. Friedman, “Electrical Modeling and Characterization of 3-D Vias,” Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 784-787, May 2008. Workshop Poster Presentations [1] I. Vaisband, S. Kose, I. Savidis, and E. G. Friedman, “On-Chip Power Delivery,” CEIS University Technology Showcase, Rochester, New York, April 6, 2011. viii [2] B. Ciftcioglu, R. Berman, J. Zhang, Z. Darling, S. Wang, J. Hu, J. Xue, A. Garg, M. Jain, I. Savidis, D. Moore, M. Huang, E. G Friedman, G. Wicks, and H. Wu, “3-D Integrated Intra-Chip Free-Space Optical Interconnect,” IEEE International Solid- State Circuits Conference (ISSCC) Student Research Forum, February 2010. [3] I. Savidis and E. G. Friedman, “Clock Distribution Topologies for 3-D Integrated Circuits,” CEIS University Technology Showcase, Rochester, New York, February 12, 2009. [4] V. F. Pavlidis, I. Savidis, and E. G. Friedman, “Clock Distribution Networks for 3-D Integrated Circuits,” Massachusetts Institute of Technology Lincoln Laboratorys 3-D Integrated Circuit Multi-Project Wafer Review, Boston, Massachusetts, September 15, 2008. ix Acknowledgments As I began writing this section, it became quite evident to me that it is very difficult to express gratitude to all the individuals who have affected my life throughout the years. Various family members, teachers, professors, and close friends have each contributed in molding me into the person that I currently am. Without your support, patience, and en- couragement, I would not be where I am today I would like to begin by sincerely thanking my advisor and mentor, Professor Eby G. Friedman, for his continuous support, encouragement, and direction during the course of my Ph.D. studies. His knowledge, experience, insight, and enthusiasm towards his work has provided me with a model that will guide me through my own research pursuits. The knowledge I have gained goes beyond the basic process of research. Lessons learned on running a laboratory efficiently and productively, properly funding projects, academic writ- ing style, verbal expression, and other nuggets of knowledge that are essential for produc- tive research laboratories are all attributed to my adviser’s tutelage. Professor Friedman, it was a pleasure completing my thesis work under your supervision. I would like to thank Professor Engin Ipek, Professor Hui Wu, Professor Michael Gage, Professor Diane Dalecki, and Professor John Lambropoulos for serving on my proposal and defense committees. Your insightful comments, critical reviews, and helpful advice enhanced both my research and thesis dissertation. I have had the pleasure of working in an environment with a diverse group of individ- uals coming from different professional and cultural backgrounds. Members of the High x Performance Integrated Circuit Laboratory made my Ph.D. experience much more pleasur- able and enjoyable. I would like to thank previous and current members of the laboratory: Dr. Guoqing Chen, Dr. Mikhail Popovich, Prof. Vasilis F. Pavlidis, Prof. Emre Salman, Dr. Jonathan Rosenfeld, Dr. Renatas Jakushokas, Prof. Selcuk Kose, Ravi Patel, Inna Vaisband, Shen Ge, Boris Vaisband, and Alex Shapiro. The long discussions on a variety of topics have expanded the scope of my professional and personal knowledge. I would also like to thank RuthAnn Williams for her endless effort on my behalf, allowing me to focus my time on my research.
Recommended publications
  • Elementary Functions: Towards Automatically Generated, Efficient

    Elementary Functions: Towards Automatically Generated, Efficient

    Elementary functions : towards automatically generated, efficient, and vectorizable implementations Hugues De Lassus Saint-Genies To cite this version: Hugues De Lassus Saint-Genies. Elementary functions : towards automatically generated, efficient, and vectorizable implementations. Other [cs.OH]. Université de Perpignan, 2018. English. NNT : 2018PERP0010. tel-01841424 HAL Id: tel-01841424 https://tel.archives-ouvertes.fr/tel-01841424 Submitted on 17 Jul 2018 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Délivré par l’Université de Perpignan Via Domitia Préparée au sein de l’école doctorale 305 – Énergie et Environnement Et de l’unité de recherche DALI – LIRMM – CNRS UMR 5506 Spécialité: Informatique Présentée par Hugues de Lassus Saint-Geniès [email protected] Elementary functions: towards automatically generated, efficient, and vectorizable implementations Version soumise aux rapporteurs. Jury composé de : M. Florent de Dinechin Pr. INSA Lyon Rapporteur Mme Fabienne Jézéquel MC, HDR UParis 2 Rapporteur M. Marc Daumas Pr. UPVD Examinateur M. Lionel Lacassagne Pr. UParis 6 Examinateur M. Daniel Menard Pr. INSA Rennes Examinateur M. Éric Petit Ph.D. Intel Examinateur M. David Defour MC, HDR UPVD Directeur M. Guillaume Revy MC UPVD Codirecteur À la mémoire de ma grand-mère Françoise Lapergue et de Jos Perrot, marin-pêcheur bigouden.
  • Microprocessori

    Microprocessori

    Microprocessori R.k.e. edizioni Antonio Pucci Microprocessori R.k.e. edizioni Indice Introduzione Cpu o microprocessore pagina 7 Il primo processore pagina 8 Elenco dei processori per anno pagina 11 Elenco dei processori per codice pagina 27 Net-o-grafia pagina 61 5 Introduzione CPU o microprocessore Un microprocessore spesso abbreviato con µP è esempio di microprocessore un componente elettronico digitale formato da permise di ridurre transistor racchiuso in uno significativamente i costi dei o più circuiti integrati. calcolatori. Uno o più processori sono Dagli anni 80 in poi i utilizzati come Cpu da un microprocessori sono sistema di elaborazione praticamente l’unica digitale come può essere un implementazione di Cpu. personal computer, un palmare, un telefono cellulare o un altro dispositivo digitale. La costruzione dei microprocessori fu resa possibile dall’avvento della tecnologia Lsi: integrando una Cpu completa in un solo chip 7 Il primo processore L’ obbiettivo del progetto era pre-programmate. Comunque sia nel 1971 equipaggiare il nuovo F-14 Il 17 settembre 1971 che nel 1976 Intel e Ti Tomcat che allora era in annunciò il modello Tms stipularono un accordo sviluppo. 1802 Nc, programmabile, in cui Intel pagava a Ti Il progetto venne che poteva essere i diritti per l’utilizzo del completato nel 1970 e utilizzato per implementare suo brevetto. Un riassunto utilizzava integrati mos per un calcolatore. della storia e contenuto nella il core della Cpu. L’ Intel 4004, processore a documentazione che Intel Il microprocessore Il proggetto era semplice e 4 Bit, venne presentato il 15 presentò in tribunale quando apparve appena la tecnologia innovativo e novembre 1971 e fu fu chiamata in giudizio da lo consentì dato che l’idea vinse sui competitori sviluppato da Federico Cyrix per violazione dei di integrare i componenti elettromeccanici Faggin.
  • China's Progress in Semiconductor Manufacturing Equipment

    China's Progress in Semiconductor Manufacturing Equipment

    MARCH 2021 China’s Progress in Semiconductor Manufacturing Equipment Accelerants and Policy Implications CSET Policy Brief AUTHORS Will Hunt Saif M. Khan Dahlia Peterson Executive Summary China has a chip problem. It depends entirely on the United States and U.S. allies for access to advanced commercial semiconductors, which underpin all modern technologies, from smartphones to fighter jets to artificial intelligence. China’s current chip dependence allows the United States and its allies to control the export of advanced chips to Chinese state and private actors whose activities threaten human rights and international security. Chip dependence is also expensive: China currently depends on imports for most of the chips it consumes. China has therefore prioritized indigenizing advanced semiconductor manufacturing equipment (SME), which chip factories require to make leading-edge chips. But indigenizing advanced SME will be hard since Chinese firms have serious weaknesses in almost all SME sub-sectors, especially photolithography, metrology, and inspection. Meanwhile, the top global SME firms—based in the United States, Japan, and the Netherlands—enjoy wide moats of intellectual property and world- class teams of engineers, making it exceptionally difficult for newcomers to the SME industry to catch up to the leading edge. But for a country with China’s resources and political will, catching up in SME is not impossible. Whether China manages to close this gap will depend on its access to five technological accelerants: 1. Equipment components. Building advanced SME often requires access to a range of complex components, which SME firms often buy from third party suppliers and then assemble into finished SME.
  • Reconfigurable Embedded Control Systems: Problems and Solutions

    Reconfigurable Embedded Control Systems: Problems and Solutions

    RECONFIGURABLE EMBEDDED CONTROL SYSTEMS: PROBLEMS AND SOLUTIONS By Dr.rer.nat.Habil. Mohamed Khalgui ⃝c Copyright by Dr.rer.nat.Habil. Mohamed Khalgui, 2012 v Martin Luther University, Germany Research Manuscript for Habilitation Diploma in Computer Science 1. Reviewer: Prof.Dr. Hans-Michael Hanisch, Martin Luther University, Germany, 2. Reviewer: Prof.Dr. Georg Frey, Saarland University, Germany, 3. Reviewer: Prof.Dr. Wolf Zimmermann, Martin Luther University, Germany, Day of the defense: Monday January 23rd 2012, Table of Contents Table of Contents vi English Abstract x German Abstract xi English Keywords xii German Keywords xiii Acknowledgements xiv Dedicate xv 1 General Introduction 1 2 Embedded Architectures: Overview on Hardware and Operating Systems 3 2.1 Embedded Hardware Components . 3 2.1.1 Microcontrollers . 3 2.1.2 Digital Signal Processors (DSP): . 4 2.1.3 System on Chip (SoC): . 5 2.1.4 Programmable Logic Controllers (PLC): . 6 2.2 Real-Time Embedded Operating Systems (RTOS) . 8 2.2.1 QNX . 9 2.2.2 RTLinux . 9 2.2.3 VxWorks . 9 2.2.4 Windows CE . 10 2.3 Known Embedded Software Solutions . 11 2.3.1 Simple Control Loop . 12 2.3.2 Interrupt Controlled System . 12 2.3.3 Cooperative Multitasking . 12 2.3.4 Preemptive Multitasking or Multi-Threading . 12 2.3.5 Microkernels . 13 2.3.6 Monolithic Kernels . 13 2.3.7 Additional Software Components: . 13 2.4 Conclusion . 14 3 Embedded Systems: Overview on Software Components 15 3.1 Basic Concepts of Components . 15 3.2 Architecture Description Languages . 17 3.2.1 Acme Language .
  • YANLI: a Powerful Natural Language Front-End Tool

    YANLI: a Powerful Natural Language Front-End Tool

    AI Magazine Volume 8 Number 1 (1987) (© AAAI) John C. Glasgow I1 YANLI: A Powerful Natural Language Front-End Tool An important issue in achieving acceptance of computer sys- Since first proposed by Woods (1970), ATNs have be- tems used by the nonprogramming community is the ability come a popular method of defining grammars for natural to communicate with these systems in natural language. Of- language parsing programs. This popularity is due to the ten, a great deal of time in the design of any such system is flexibility with which ATNs can be applied to hierarchically devoted to the natural language front end. An obvious way to describable phenomenon and to their power, which is that of simplify this task is to provide a portable natural language a universal Turing machine. As discussed later, a grammar front-end tool or facility that is sophisticated enough to allow in the form of an ATN (written in LISP) is more informative for a reasonable variety of input; allows modification; and, than a grammar in Backus-Naur notation. As an example, yet, is easy to use. This paper describes such a tool that is the first few lines of a grammar for an English sentence writ- based on augmented transition networks (ATNs). It allows ten in Backus-Naur notation might look like the following: for user input to be in sentence or nonsentence form or both, provides a detailed parse tree that the user can access, and sentence : := [subject] predicate also provides the facility to generate responses and save in- subject ::= noun-group formation.
  • Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art

    Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art

    Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art Dapeng Liu Fig. 1 3D SiP with wire bonds and flip-chip bumps [1] Mechanical Engineering, State University of New York at Binghamton, developed. From the geometry point of view, annular or fully P.O. Box 6000, filled vias with different taper angles were manufactured [2]. The Binghamton, NY 13902 filling material might be copper (Cu), tungsten (W), polysilicon e-mail: [email protected] [3], solder material with Cu particles [4], and conductive adhesive [5], etc. Some TSVs serve as electrical connections while some Seungbae Park1 are designed as thermal TSVs (TTSVs) to dissipate the heat and improve thermal management [6,7]. Various manufacturing proc- Mechanical Engineering, esses have been studied to create a void-free TSV as quickly and State University of New York at Binghamton, cheaply as possible. At the current stage, although 3D packages P.O. Box 6000, with TSVs have not been widely used in products, electronic Binghamton, NY 13902 packages with silicon interposers containing TSVs (such as Xilinx e-mail: [email protected] Virtex-7 FPGA [8], etc.) are already on the way to market. Because the coefficient of thermal expansion of the silicon inter- poser is closer to the die, the silicon interposer can prevent the brit- tle ultra-low-j dielectric material of the die from cracking. Three-dimensional (3D) packaging with through-silicon-vias Packages with TSV interposers are regarded as 2.5D packages. Fig- (TSVs) is an emerging technology featuring smaller package size, ure 2 shows a cross section image of the Xilinx Virtex-7 FPGA higher interconnection density, and better performance; 2.5D product, and the Si interposer with TSVs can be clearly seen.
  • Lecture Notes in Assembly Language

    Lecture Notes in Assembly Language

    Lecture Notes in Assembly Language Short introduction to low-level programming Piotr Fulmański Łódź, 12 czerwca 2015 Spis treści Spis treści iii 1 Before we begin1 1.1 Simple assembler.................................... 1 1.1.1 Excercise 1 ................................... 2 1.1.2 Excercise 2 ................................... 3 1.1.3 Excercise 3 ................................... 3 1.1.4 Excercise 4 ................................... 5 1.1.5 Excercise 5 ................................... 6 1.2 Improvements, part I: addressing........................... 8 1.2.1 Excercise 6 ................................... 11 1.3 Improvements, part II: indirect addressing...................... 11 1.4 Improvements, part III: labels............................. 18 1.4.1 Excercise 7: find substring in a string .................... 19 1.4.2 Excercise 8: improved polynomial....................... 21 1.5 Improvements, part IV: flag register ......................... 23 1.6 Improvements, part V: the stack ........................... 24 1.6.1 Excercise 12................................... 26 1.7 Improvements, part VI – function stack frame.................... 29 1.8 Finall excercises..................................... 34 1.8.1 Excercise 13................................... 34 1.8.2 Excercise 14................................... 34 1.8.3 Excercise 15................................... 34 1.8.4 Excercise 16................................... 34 iii iv SPIS TREŚCI 1.8.5 Excercise 17................................... 34 2 First program 37 2.1 Compiling,
  • The Atmosphere Inside a Bag of Potato Chips.Pdf

    The Atmosphere Inside a Bag of Potato Chips.Pdf

    THE A T M O S P H E R I C R E S E R V O I R Examining the Atmosphere and Atmospheric Resource Management The Atmosphere Inside a Bag of Potato Chips AIR By Mark D. Schneider Changes in atmospheric pressure occur all around us and in Potato Chips North Dakota our gusty winds are the most obvious example. When we fly in a commercial jet or drive over a mountain Potato Chips pass, our ears tell us about a pressure change by popping. Potato Chips Suppose that you’re a potato chip company wanting to distribute your product to many locations across the country. Some of these locations are at high altitudes which can cause your potato chip bags to expand and possibly burst open due During MAP, nitrogen gas is repeatedly injected and to a change in atmospheric pressure. How do you package removed from food packaging to eliminate oxygen. This and ship your chips without damaging them? Certainly process can reduce the oxygen content to 3% or less. The end climate-controlled trucks or containers are one part of the result is increased shelf-life with a longer expiration date for solution. By keeping your product at a constant temperature, consumers. you’re eliminating a change in pressure due to either heating or cooling. Once a bag of potato chips is opened, the inevitable mixing of outside air begins to oxidize the contents and degrade The initial packaging process before the potato chips are the freshness. The 21 percent oxygen gas now introduced shipped plays the largest role in successful distribution to the bag begins its work breaking down the oils that help though.
  • Technology Roadmap for 22Nm CMOS and Beyond

    Technology Roadmap for 22Nm CMOS and Beyond

    Technology Roadmap for 22nm CMOS and beyond June 1, 2009 IEDST 2009@IIT-Bombay Hiroshi Iwai Tokyo Institute of Technology 1 Outline 1. Scaling 2. ITRS Roadmap 3. Voltage Scaling/ Low Power and Leakage 4. SRAM Cell Scaling 5.Roadmap for further future as a personal view 2 1. Scaling 3 Scaling Method: by R. Dennard in 1974 1 Wdep: Space Charge Region (or Depletion Region) Width 1 1 SDWdep has to be suppressed 1 Otherwise, large leakage Wdep between S and D I Leakage current Potential in space charge region is high, and thus, electrons in source are 0 attracted to the space charge region. 0 V 1 K=0.7 X , Y, Z :K, V :K, Na : 1/K for By the scaling, Wdep is suppressed in proportion, example and thus, leakage can be suppressed. K Good scaled I-V characteristics K K Wdep V/Na K Wdep I I : K : K 0 0K V 4 Downscaling merit: Beautiful! Geometry & L , W g g K Scaling K : K=0.7 for example Supply voltage Tox, Vdd Id = vsatWgCo (Vg‐Vth) Co: gate C per unit area Drive current I d K –1 ‐1 ‐1 in saturation Wg (tox )(Vg‐Vth)= Wgtox (Vg‐Vth)= KK K=K Id per unit Wg Id/µm 1 Id per unit Wg = Id / Wg= 1 Gate capacitance Cg K Cg = εoεoxLgWg/tox KK/K = K Switching speed τ K τ= CgVdd/Id KK/K= K Clock frequency f 1/K f = 1/τ = 1/K Chip area Achip α α: Scaling factor In the past, α>1 for most cases Integration (# of Tr) N α/K2 N α/K2 = 1/K2 , when α=1 Power per chip P α fNCV2/2 K‐1(αK‐2)K (K1 )2= α = 1, when α=1 5 k= 0.7 and α =1 k= 0.72 =0.5 and α =1 Single MOFET Vdd 0.7 Vdd 0.5 Lg 0.7 Lg 0.5 Id 0.7 Id 0.5 Cg 0.7 Cg 0.5 P (Power)/Clock P (Power)/Clock 0.73 = 0.34 0.53 = 0.125 τ (Switching time) 0.7 τ (Switching time) 0.5 Chip N (# of Tr) 1/0.72 = 2 N (# of Tr) 1/0.52 = 4 f (Clock) 1/0.7 = 1.4 f (Clock) 1/0.5 = 2 P (Power) 1 P (Power) 1 6 - The concerns for limits of down-scaling have been announced for every generation.
  • Moore's Law: the Future of Si Microelectronics

    Moore's Law: the Future of Si Microelectronics

    Moore’s law: the future of Si microelectronics Soon after Bardeen, Brattain, and Shockley invented a solid-state device in 19471 to replace electron vacuum tubes, the microelectronics industry and a revolution started. Since its birth, the industry has experienced four decades of unprecedented explosive growth driven by two factors: Noyce and Kilby inventing the planar integrated circuit2,3 and the advantageous characteristics that result from scaling (shrinking) solid-state devices. Scott E. Thompson and Srivatsan Parthasarathy SWAMP Center, Department of Electrical and Computer Engineering, University of Florida, Gainsville, FL 32611-6130 USA E-mail:[email protected], [email protected] Scaling solid-state devices has the peculiar property of improving approaches under investigation are: (1) nonclassical CMOS, which cost, performance, and power, which has historically given any consists of new channel materials and/or multigate fully depleted company with the latest technology a large competitive device structures; and (2) alternatives to CMOS, such as spintronics, advantage in the market. As a result, the microelectronics single electron devices, and molecular computing8,9. While some of industry has driven transistor feature size scaling from 10 µm to these non-Si research areas are important and will be successful in ~30 nm4-6 during the past 40 years. During most of this time, new applications and markets10, it seems unlikely any of the non-Si scaling simply consisted of reducing the feature size. However, options can replace the Si transistor for the $300 billion during certain periods, there were major changes as with the microelectronics industry in the foreseeable future (perhaps as long industry move from Si bipolar to p-channel metal-oxide- as 30 years).
  • NBC TICKET OPTIONS July 29Th – August 13Th 2016

    NBC TICKET OPTIONS July 29Th – August 13Th 2016

    NBC TICKET OPTIONS July 29th – August 13th 2016 Skybox Value # Allocated Min # Max # Ticket Includes All 16 Days $4,000 25 $1000 Food and Beverage Credit Included Friday-Saturday $750 25 $250 Food and Beverage Credit Included Sunday - Thursday $600 25 $200 Food and Beverage Credit Included Group Field Pass - Friday - Saturday $250 15 30 Adult Beverages and $50 Concession Credit Field Pass - Sunday - Thursday $200 15 30 Adult Beverages and $40 Concession Credit $40 Food and Adult Beverage, $30 Food Only, $20 3-12 years old. All you can Eat! Includes slow-smoked pulled pork, all beef hot dogs, brats, baked beans, kettle chips, popcorn, peanuts, soda, water, beer, and wine. Beer and Wine are limited. Includes a Party Deck (All Inclusive) $20-$40 20-70 20 70 reserved lower seat ticket. The Home Run - Includes all beef hot dogs, baked beans, kettle chips, soda & water. $15/person. Includes reserved lower seat ticket. The Grand Slam - Includes all beef hot dogs, cheeseburgers w/fixins, baked beans, kettle chips, soda & water. $20/person. Includes reserved lower seat ticket. Pre-game Picnic The "BBQ" Slam - Includes slow-smoked pulled pork, all beef hot dogs, baked beans, Hard Ball Café – 200 people Max kettle chips, soda, water, lemonade & tea. $22/person. Includes reserved lower seat Miller Lite Pavilion – 500 People Max $15,20,22 20 500 ticket. Individual Session Tickets—All Day Lower Box Seats (Lower Section) $11 Upper Box Seats & GA Bleachers (Upper Section) $7 Ticket Packages World Series Pass-Lower Box (Lower Section) $140 World Series
  • Applications of Microfluidic Chips in Optical Manipulation Photoporation

    Applications of Microfluidic Chips in Optical Manipulation Photoporation

    APPLICATIONS OF MICROFLUIDIC CHIPS IN OPTICAL MANIPULATION & PHOTOPORATION Robert Frank Marchington A Thesis Submitted for the Degree of PhD at the University of St. Andrews 2010 Full metadata for this item is available in Research@StAndrews:FullText at: https://research-repository.st-andrews.ac.uk/ Please use this identifier to cite or link to this item: http://hdl.handle.net/10023/1633 This item is protected by original copyright Applications of Microfluidic Chips in Optical Manipulation & Photoporation Robert Frank Marchington A thesis presented for the degree of Doctor of Philosophy Optical Trapping & Microphotonics Groups School of Physics & Astronomy University of St Andrews June 2010 Dedicated to Mum & Mike Joe & Xanthoula Applications of Microfluidic Chips in Optical Manipulation and Photoporation Robert Frank Marchington Submitted for the degree of Doctor of Philosophy June 2010 Abstract Integration and miniaturisation in electronics has undoubtedly revolutionised the modern world. In biotechnology, emerging lab-on-a-chip (LOC) methodologies pro- mise all-integrated laboratory processes, to perform complete biochemical or medical synthesis and analysis encapsulated on small microchips. The integration of electri- cal, optical and physical sensors, and control devices, with fluid handling, is creating a new class of functional chip-based systems. Scaled down onto a chip, reagent and sample consumption is reduced, point-of-care or in-the-field usage is enabled through portability, costs are reduced, automation increases the ease of use, and favourable scaling laws can be exploited, such as improved fluid control. The capacity to mani- pulate single cells on-chip has applications across the life sciences, in biotechnology, pharmacology, medical diagnostics and drug discovery.