Noise Coupling Models in Heterogeneous 3-D Ics Boris Vaisband, Student Member, IEEE, and Eby G

Total Page:16

File Type:pdf, Size:1020Kb

Noise Coupling Models in Heterogeneous 3-D Ics Boris Vaisband, Student Member, IEEE, and Eby G 2778 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 24, NO. 8, AUGUST 2016 Noise Coupling Models in Heterogeneous 3-D ICs Boris Vaisband, Student Member, IEEE, and Eby G. Friedman, Fellow, IEEE Abstract— Models of coupling noise from an aggressor module to a victim module by way of through silicon vias (TSVs) within heterogeneous 3-D integrated circuits (ICs) are presented in this paper. Existing TSV models are enhanced for different substrate materials within heterogeneous 3-D ICs. Each model is adapted to each substrate material according to the local noise coupling characteristics. The 3-D noise coupling system is evaluated for isolation efficiency over frequencies of up to 100 GHz. Isolation improvement techniques, such as reducing the ground network inductance and increasing the distance between the aggressor and victim modules, are quantified in terms of noise improvements. A maximum improvement of 73.5 dB for different ground network impedances and a difference of 38.5 dB in isolation efficiency for greater separation between the aggressor and victim modules are demonstrated. Compact, accurate, and computationally efficient models are extracted from the transfer function for each of the heterogeneous substrate materials. The reduced transfer functions are used to explore different manufacturing and design parameters to evaluate coupling noise across multiple 3-D planes. Index Terms— 3-D integrated circuit (IC), heterogeneous 3-D system, noise coupling, substrate coupling, through silicon via (TSV) noise coupling model. Fig. 1. Heterogeneous 3-D IC. I. INTRODUCTION OISE coupling is of increasing importance within the TABLE I integrated circuits (ICs) community [1]–[6]. This issue N COMMON CIRCUITS AND COMPATIBLE SUBSTRATE TYPES is of fundamental concern in 3-D circuits, where signals are distributed among multiple different layers using through silicon vias (TSVs), creating an electronic storm within the 3-D system. Different types of signals (power, clock, and data) can propagate within these vertical interconnects. Different TSV processes are used in 3-D integration, including via-first, via-middle, and via-last [7]. In each of these processes, the TSV penetrates the substrate of a layer and connects to either the first or last metal within that layer. TSVs, a seminal component of 3-D technology, are short vertical intercon- nections (e.g., 20 μm in length and 2 μm in diameter [8]) between the different layers that can alleviate global signaling substrate of each layer. This noise propagates through the issues [9]. The TSVs, however, also pose novel obstacles. substrate and affects the victim circuits surrounding a TSV. In particular, the noise is coupled through the TSV into the Modern applications employ diverse functionalities. Mobile devices are capable of sensing light, capturing images and Manuscript received May 7, 2015; revised September 9, 2015, November 30, 2015, and February 10, 2016; accepted February 18, 2016. videos, high-performance processing, storing large amounts of Date of publication March 15, 2016; date of current version July 22, 2016. data, and much more. A 3-D structure is an effective platform This work was supported in part by the Binational Science Foundation for integrating these heterogeneous circuits within a single under Grant 2012139, in part by the National Science Foundation under Grant CCF-1329374, in part by the Intelligence Advanced Research Projects system, as shown in Fig. 1. Each layer of a 3-D IC is typically Activity under Grant W911NF-14-C-0089, and in part by Grants from Cisco independently optimized and often designed using different Systems and Intel. The associate editor coordinating the review of this substrate materials for different applications. Common circuits manuscript and approving it for publication was Prof. Ibrahim M. Elfadel. The authors are with the Department of Electrical and Computer Engi- and compatible substrate materials are listed in Table I. The neering, University of Rochester, Rochester, NY 14627 USA (e-mail: electrical resistivity and the thermal conductivity of each bvaisban@ece.rochester.edu; friedman@ece.rochester.edu). substrate material are also listed. Some commonly used mate- Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org. rials in modern ICs are silicon (Si), gallium arsenide (GaAs), Digital Object Identifier 10.1109/TVLSI.2016.2535370 germanium (Ge), and mercury cadmium (MerCad) 1063-8210 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VAISBAND AND FRIEDMAN: NOISE COUPLING MODELS IN HETEROGENEOUS 3-D ICs 2779 TABLE II COMPARISON OF LUMPED,DISTRIBUTED, AND SHORT-CIRCUIT MODELS FOR Si, GaAs, AND Ge SUBSTRATES FOR DIFFERENT VALUES OF INDUCTANCE OF THE GROUND NETWORK telluride (HgCdTe) [10]–[12]. Noise coupling from the TSVs into the victim layers for these common substrates is discussed here. Previous work has addressed noise coupling from TSVs into the substrate in homogeneous circuits (processor/memory stacks), typically on a silicon substrate [13], [14]. The purpose of this paper is to provide noise coupling models for heterogeneous 3-D systems composed of different substrate materials. It is suggested here to change the acronym TSV from TSV to through-substrate-via, since the substrate penetrated by the vertical interconnect in a heterogeneous 3-D system can be composed of different types of materials. A similar example is Fig. 2. Noise coupling from a TSV to a victim through a silicon substrate the acronym MOS that stands for metal–oxide–semiconductor as (a) previously proposed in [13], and (b) proposed in this paper. and not for metal–oxide–silicon. The rest of this paper is organized as follows. Through- The number of distributed sections of the TSV is Ntsv,the substrate-via models are proposed in Section II. A frequency resistivity of the conductive material within the TSV is ρc,and analysis of the isolation efficiency and isolation improvement the depth (length) and the diameter of the TSV are D and W, techniques, as well as extraction of the transfer function respectively. With a copper resistivity of 2.8 μ · cm [17], of the noise coupling system, are discussed in Section III. a depth of 20 μm, and a diameter of 2 μm [8], a resistance Design methods to lower coupling noise between layers are of 0.18 for (1/Ntsv) = 1 is produced. This resistance is provided in Section IV. Finally, some conclusions are drawn relatively small as compared with the resistance of a typical in Section V. digital buffer [18]. It is proposed, therefore, to use a lumped RC model for the TSV [1], [19], as shown in Fig. 2(b). II. THROUGH-SUBSTRATE-VIA MODELS Another important aspect is the model of the ground network. Existing models for noise coupling from TSVs to victim The victim device is commonly connected to the ground circuits in 3-D ICs [13]–[15] have to date only addressed network through the bulk contact; the inductive behavior of homogeneous systems. In these models, the layers are exclu- this network, therefore, also has to be considered. sively silicon, including dual-well bulk CMOS and partially A comparison of a lumped model versus a distributed model depleted silicon-on-insulator [14]. The noise coupling model with three sections is listed in Table II for Si, GaAs, and Ge. proposed in [13] is shown in Fig. 2(a). A distributed RC model For Ge, a third short-circuit model [shown in Fig. 3(a)] is also composed of four sections is used to characterize the compared. This model completely omits the resistors of the TSV impedance and capacitive coupling into the silicon substrate, since the resistance of the substrate is negligible and substrate. The substrate is modeled using distributed lateral the model, therefore, only exhibits a coupling capacitance from and vertical resistors. The ground network is modeled as a the TSV to the substrate [19]. The models have been evaluated resistive–inductive impedance [16]. using SPICE. A 10-ps input ramp from 0 to 1 V (Vpulse) is Silicon is the most common substrate material for ICs and applied to simulate switching the aggressive digital circuits. is used for many applications. The model shown in Fig. 2(a) The voltage is evaluated at the victim device node. Both the suggests the use of a distributed model for the RC impedances. peak noise voltage and the settling time (2% of the final value) The resistance of a TSV, based on the following expres- have been recorded for three different inductance values of the sion [13], is ground network. Note that unlike coupling between adjacent 1 ρ D R = · c . interconnects where the analysis of the propagating waves is tsv 2 (1) Ntsv π(W/2) required [6], in this paper, coupling from a signal propagating 2780 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 24, NO. 8, AUGUST 2016 The analysis is limited to frequencies of up to 100 GHz to maintain a near field coupling mode. Noise isolation improve- ment techniques are also suggested. The model is simulated in SPICE, and the transfer function of the system is extracted based on the characteristics of each substrate material. In Section IV, the extracted transfer functions are simulated in MATLAB and compared with SPICE. Note that due to similar electrical properties of HgCdTe and Si, only Si, GaAs, and Ge as the substrate materials are considered. A. Isolation Efficiency of Noise Coupled System Fig. 3. Noise coupling from a TSV to a victim through (a) short-circuit Ge substrate model, and (b) open-circuit GaAs substrate model. Isolation efficiency is the magnitude of the signal observed at the victim for a 1 V aggressor signal (in decibel). The within an aggressor TSV to the substrate is described.
Recommended publications
  • Design of Contactless Capacitive Power Transfer Systems for Battery Charging Applications
    Design of Contactless Capacitive Power Transfer Systems for Battery Charging Applications By DEEPAK ROZARIO A Thesis Submitted in Partial Fulfilment of the Requirements for the Degree of Master of Applied Science in The Faculty of Engineering and Applied Sciences Program UNIVERSITY OF ONTARIO INSTITUTE OF TECHNOLOGY APRIL, 2016 ©DEEPAK ROZARIO, 2016 ABSTRACT Several forms for wireless power transfer exists - Microwave, Laser, Sound, Inductive, Capacitive etc. Among these, the Inductive Power Transfer Systems (IPT) are the most extensively used form of wireless power transfer. Due to the utilization of magnetics the inductive power transfer system suffers from Electromagnetic Interference (EMI) issues. Due to the utilization of magnetic field to transfer power, the system is not preferred in an environment with metals and cannot transfer power through metal barriers. Capacitive Power Transfer System (CPT) is an emerging field in the area of wireless power transfer. The antennae of the CPT system, constitute two metal plates which are separated by a dielectric (air). When energised, the metal plates along with the dielectric resemble a loosely coupled capacitor, hence the term capacitive power transfer. The capacitive system utilizes electric field to transfer power and therefore eliminating electromagnetic interference issues. The system has low standing power losses, good anti-interference ability. The advantages, make the CPT system a dynamic alternative to the traditional wireless inductive system. As the area is still in its infancy, the first part of this thesis is dedicated to an extensive study on the literature available on the CPT systems and the basic operation of the system. From, the study it was evident that CPT systems have efficiencies ranging between 60% to 80%.
    [Show full text]
  • Operational Amplifier “Op Amp”
    Buffering • You saw that the parallel resistor lowers the voltage • A voltage measurement device with a non-infinite resistance does the same; we would therefore like a way to connect a voltmeter to the touchscreen without loading the system and lowering the voltage • This is easily done using a buffer. A buffer has a high input resistance, but can source the current needed by the load. Energy needed by load from another supply as needed. Input voltage High input reproduced at resistance output • In effect, a buffer (nearly) reproduces the input voltage, but doesn’t load the input • Note that a buffer cannot produce energy, so it draws the energy the load requests from some other power supply 49 Amplifier Integrated Circuits • In an ideal world, an amplifier IC takes an input signal (for example, Vin), and multiplies it by a fixed amount to produce an output signal. Example: Vout = AVVin where AV is the multiplier, called a voltage gain • Of course, the energy for this multiplication has to come from somewhere. Therefore, an amplifier IC has power supply connections as well. 50 Operational Amplifier “Op Amp” • Two input terminals, positive (non- inverting) and negative (inverting) • One output • Power supply V+ , and Op Amp with power supply not shown (which is how we usually display op amp circuits) 51 Equivalent Circuit and Specifications • In other words, a really good buffer, since Ri . All the needed power for the output is drawn from the supply 52 Gain of an Op Amp • Key characteristic of op amp: high voltage gain • Output, A, is
    [Show full text]
  • Analysis and Modeling of Capacitive Coupling Along Metal Interconnect Lines by Andrew K
    Analysis and Modeling of Capacitive Coupling Along Metal Interconnect Lines by Andrew K. Percey Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for the degrees of Bachelor of Science in Electrical Science and Engineering and Master of Engineering in Electrical Engineering and Computer Science at the MASSACHUSETTS INSTITUTE OF TECHNOLOGY June 1996 @ Andrew K. Percey, MCMXCVI. All rights reserved. The author hereby grants to MIT permission to reproduce and distribute publicly paper and electronic copies of this thesis document in whole or in part, and to grant others the right to do so. MASSACH'USETTS NSTi'U L' OF TECHNOLOGY JUN 1 1996 Author............ LIBRARIES Department of Electrical Engineering andCo mputer Science Eng. May 28, 1996 Certified by .......... ........ ...... Jacob White Professor of Electrical Engineering ",sis Supervisor A ccepted ',, ....I........... .. ............... ............. F. R. Morgenthaler Chairman, Departme Committee on Graduate Theses Analysis and Modeling of Capacitive Coupling Along Metal Interconnect Lines by Andrew K. Percey Submitted to the Department of Electrical Engineering and Computer Science on May 28, 1996, in partial fulfillment of the requirements for the degrees of Bachelor of Science in Electrical Science and Engineering and Master of Engineering in Electrical Engineering and Computer Science Abstract Electrical signals propagating along metal interconnect lines within contemporary microchips experience significant delay and noise due to capacitive coupling effects. Analysis and modeling of these effects was performed at the author's VI-A Internship company. Numerous CAD circuit simulations were performed to acquire a better understanding of these coupling effects. A program was created to assist circuit designers in analyzing these effects for their particular circuit topologies.
    [Show full text]
  • AN-937 Designing Amplifier Circuits
    AN-937 APPLICATION NOTE One Technology Way • P. O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com Designing Amplifier Circuits: How to Avoid Common Problems by Charles Kitchin INTRODUCTION down toward the negative supply. The bias voltage is amplified When compared to assemblies of discrete semiconductors, by the closed-loop dc gain of the amplifier. modern operational amplifiers (op amps) and instrumenta- This process can be lengthy. For example, an amplifier with a tion amplifiers (in-amps) provide great benefits to designers. field effect transistor (FET) input, having a 1 pA bias current, Although there are many published articles on circuit coupled via a 0.1-μF capacitor, has an IC charging rate, I/C, of applications, all too often, in the haste to assemble a circuit, 10–12/10–7 = 10 μV per sec basic issues are overlooked leading to a circuit that does not function as expected. This application note discusses the most or 600 μV per minute. If the gain is 100, the output drifts at common design problems and offers practical solutions. 0.06 V per minute. Therefore, a casual lab test, using an ac- coupled scope, may not detect this problem, and the circuit MISSING DC BIAS CURRENT RETURN PATH may not fail until hours later. It is important to avoid this One of the most common application problems encountered is problem altogether. the failure to provide a dc return path for bias current in ac- +VS coupled op amp or in-amp circuits.
    [Show full text]
  • Harmonic Distortion in Renewable Energy Systems: Capacitive Couplings
    11 Harmonic Distortion in Renewable Energy Systems: Capacitive Couplings Miguel García-Gracia, Nabil El Halabi, Adrián Alonso and M.Paz Comech CIRCE (Centre of Research for Energy Resources and Consumption) University of Zaragoza Spain 1. Introduction Renewable energy systems such as wind farms and solar photovoltaic (PV) installations are being considered as a promising generation sources to cover the continuous augment demand of energy. With the incoming high penetration of distributed generation (DG), both electric utilities and end users of electric power are becoming increasingly concerned about the quality of electric network (Dugan et al., 2002). This latter issue is an umbrella concept for a multitude of individual types of power system disturbances. A particular issue that falls under this umbrella is the capacitive coupling with grounding systems, which become significant because of the high-frequency current imposed by power converters. The major reasons for being concerned about capacitive couplings are: a. Increase the harmonics and, thus, power (converters) losses in both utility and customer equipment. b. Ground capacitive currents may cause malfunctioning of sensitive load and control devices. c. The circulation of capacitive currents through power equipments can provoke a reduction of their lifetime and limits the power capability. d. Ground potential rise due to capacitive ground currents can represent unsafe conditions for working along the installation or electric network. e. Electromagnetic interference in communication systems and metering infrastructure. For these reasons, it has been noticed the importance of modelling renewable energy installations considering capacitive coupling with the grounding system and thereby accurately simulate the DC and AC components of the current waveform measured in the electric network.
    [Show full text]
  • Chapter 11 Noise and Noise Rejection
    CHAPTER 11 NOISE AND NOISE REJECTION INTRODUCTION In general, noise is any unsteady component of a signal which causes the instantaneous value to differ from the true value. (Finite response time effects, leading to dynamic error, are part of an instrument's response characteristics and are not considered to be noise.) In electrical signals, noise often appears as a highly erratic component superimposed on the desired signal. If the noise signal amplitude is generally lower than the desired signal amplitude, then the signal may look like the signal shown in Figure 1. Figure 1: Sinusoidal Signal with Noise. Noise is often random in nature and thus it is described in terms of its average behavior (see the last section of Chapter 8). In particular we describe a random signal in terms of its power spectral density, (x (f )) , which shows how the average signal power is distributed over a range of frequencies, or in terms of its average power, or mean square value. Since we assume the average signal power to be the power dissipated when the signal voltage is connected across a 1 Ω resistor, the numerical values of signal power and signal mean square value are equal, only the units differ. To determine the signal power we can use either the time history or the power spectral density (Parseval's Theorem). Let the signal be x(t), then the average signal power or mean square voltage is: T t 2 221 x(t) x(t)dtx (f)df (1) T T t 0 2 11-2 Note: the bar notation, , denotes a time average taken over many oscillations of the signal.
    [Show full text]
  • 2. Capacitors Contents
    2. Capacitors Contents 1 Capacitor 1 1.1 History ................................................. 2 1.2 Theory of operation .......................................... 2 1.2.1 Overview ........................................... 3 1.2.2 Hydraulic analogy ....................................... 3 1.2.3 Energy of electric field .................................... 4 1.2.4 Current–voltage relation ................................... 4 1.2.5 DC circuits .......................................... 4 1.2.6 AC circuits .......................................... 5 1.2.7 Laplace circuit analysis (s-domain) .............................. 5 1.2.8 Parallel-plate model ...................................... 5 1.2.9 Networks ........................................... 6 1.3 Non-ideal behavior .......................................... 7 1.3.1 Breakdown voltage ...................................... 7 1.3.2 Equivalent circuit ....................................... 7 1.3.3 Q factor ............................................ 8 1.3.4 Ripple current ......................................... 8 1.3.5 Capacitance instability .................................... 8 1.3.6 Current and voltage reversal ................................. 9 1.3.7 Dielectric absorption ..................................... 9 1.3.8 Leakage ............................................ 9 1.3.9 Electrolytic failure from disuse ................................ 9 1.4 Capacitor types ............................................ 9 1.4.1 Dielectric materials .....................................
    [Show full text]
  • Capacitive Coupling Inductive 3
    NHP Electrical Engineering Products Pty Ltd A.B.N. 84 004 304 812 www.nhp.com.au AUSTRALIA 100 percent Australian Owned VICTORIA MELBOURNE 43-67 River Street 5 6 Richmond VIC 3121 Phone (03) 9429 2999 are at the closest (see not all solutions can be shielding. It is definitely with the o Fax (03) 9429 1075 recommend- ideal angle is at 90 . NEW SOUTH WALES equation.C: (cos ø = found and explained. earthing that most ECHNICAL NEWS SYDNEY T cos90=0 ). However, most problems Filtering problems occur. There ations F) Optic fibre cables are 30-34 Day Street North, Issue 29 October 1999 can be solved by is a major difference increasingly attractive Silverwater NSW 2128 Phone (02) 9748 3444 observing the following between a safety earth alternatives to copper Please circulate to Shielding for The use of filters in A) The communications Fax (02) 9648 4353 guidelines. and a EMI earth, cables should be laid as conductors for data NEWCASTLE _________________________ suppressing EMI from communications circuits 575 Maitland Road inductive especially at higher far from the power Mayfield West NSW 2304 _________________________ The main problem of EMI VSDs is aimed at Quarterly Technical frequencies. What is cables as possible at the in high interference Phone (02) 4960 2220 _________________________ is interference to sensitive preventing the Fax (02) 4960 2203 Newsletter of Australia’s coupling needed for EMI is a low outer extremes of the environments. Fibre _________________________ equipment nearby. Noise interference passing QUEENSLAND leading supplier of EMC- What’s HF impedance earth cable ladder or duct. cables do not suffer from BRISBANE low-voltage motor _________________________ is coupled into the down the lines and also Surrounding the victim system.
    [Show full text]
  • Noise Sources in Applications Using Capacitive Coupled Isolated Amplifiers
    ®APPLICATION BULLETIN Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-111 • Telex: 066-6491 • FAX (602) 889-1510 • Immediate Product Info: (800) 548-6132 NOISE SOURCES IN APPLICATIONS USING CAPACITIVE COUPLED ISOLATED AMPLIFIERS By Bonnie C. Baker (602) 746-7984 Noise is a typical problem confronting many isolation appli- duce distortion. As shown in Figure 1, there are three cations. Isolation products such as analog isolation amplifi- primary types of noise endemic to isolation applications, ers, optocouplers, transformers and digital couplers, are used each with their own set of possible solutions. The first noise in applications to transmit signals across a high voltage source is device noise. Device noise is the intrinsic noise of barrier while providing galvanic separation between two the devices in the circuit. Examples of device noise would be grounds. Burr-Brown’s isolated analog amplifiers and digi- the thermal noise of a resistor or the shot noise of a tal couplers use one of three coupling technologies in their transistor. A second source of noise that effects the perfor- isolation products, each having its own set of advantages and mance of isolation devices is conductive noise. This type of disadvantages in noisy environments. These technologies noise already exists in the conductive paths of the circuit, are inductive coupling, capacitive coupling and optical cou- such as the power lines, and mixes with the desired electrical pling. Isolation amplifiers and digital couplers are used for signal through the isolation device. The third source of noise a variety of applications including breaking of ground loops, is radiated noise.
    [Show full text]
  • Effect of Surrounding Conductive Object on Four-Plate Capacitive
    Effect of Surrounding Conductive Object on Four- Plate Capacitive Power Transfer System Qi Zhu, Lixiang Jackie Zou, Shaoge Zang, Mei Su, and Aiguo Patrick Hu Abstract- In this paper, the effect of a surrounding conductive in the secondary side as power receivers. The typical structure object on a typical capacitive power transfer (CPT) system with of a four-plate CPT system is shown in Fig. 1. two pairs of parallel plates is studied by considering the mutual Based on the above typical structure, some fundamental coupling between the conductive object and the plates. A studies have been done. C. Liu et al. studied the coupling mathematical model is established based on a 5*5 mutual mechanism [15], steady-state analysis [16], power flow control capacitance matrix by using a larger additional conductive plate to represent the surrounding conductive object. Based on the [17], 2D alignment analysis [18] and generalized coupling proposed model, the effect of the additional conductive plate on modeling [19] of a four-plate CPT system. L. Huang et al. the CPT system is analyzed in detail. The electric field distribution studied compensation networks for improving the performance of the CPT system including the additional plate is simulated by of a four-plate CPT system [20-21], the accurate steady-state ANSYS Maxwell. A practical CPT system consisting of four modeling considering cross-coupling for a four-plate CPT 100mm*100mm square aluminum plates and one 300mm*300mm system [22] and the definition of mutual coupling among four square aluminum plate is built to verify the modeling and analysis.
    [Show full text]
  • Terminology Pocket Guide
    4 Cap Array: A/D: AC: Accu L: Accu F: Accu P: AccuGuard: Act ve Components: Alternating Current: Aluminum Electrolytic: Ambient Noise: Ambient Temperature: Ammo-Pack: Ampere: Analog Circuit: Anode: Automatic Insertion: Axial Leads: B Tolerance: Backpanel: Balun: Bandpass Filter: Bandwidth: Battery: Baud Rate: Baud: BitGuard: Blocking Capacitor: Board to Board: Bond: Boost Capacitor: Boxed Film (BF): BPS: Breadboard: Breakdown Voltage: Bulk Cassette: Bulk Packaging: Bulkhead Filter: Burn-in: Bypass Capacitor: C Tolerance: C: C0G/NP0: Capacitance: Capacitive Coupling: Capacitor: CapGuard: Cathode: CDR: Celsius: Centerline: Ceramic Package: Chip: CK: CKR: Clean-Room: Clock Oscillator: Clock Rate: Coaxial Cable: Cofired Ceramic: Coil: Conductor: Conformal Coating: Contact: CPU: Crystal: Current: CV: Cycle: D Tolerance: D/A: Damping: Date Code: DC: Decibel (db): Decoupling: Die: Dielectric Constant: Dielectric Strength: Dielectric: Digital Circuit: DIN41612: Diode: DipGuard: Dipped: Direct Current (DC): Disk/Disc: Dissipation: Dual-in-Line: E12: E24: E6: ECOAX: ECOCAP: ECOMP 1,2,3,4: EIA: Electrode: Electrolyte: Electrolytic Capacitor: Electrostatic: Encapsulate: Energy Density: ESL: ESR: Extended Range: F Tolerance: Fahrenheit: Failure Analysis: Farad: Feedthrough: Ferrite: FFC/FPC: Film Capacitor: Film: Filter (LPF/BPF): Fire: Flip-chip: Flyback Transformer (FPT): FM: Frequency: G Tolerance: GHz: Gigahertz (GHz): Glass Capacitor: Glass K: Ground: Harmonic: Henry (µH): Hermetic-sealing: Hertz: High Frequency: High Q: Hybrid: Hz: IDCapacitor:
    [Show full text]
  • Development and Application of General Circuit Theory to Support Capacitive Coupling
    DEVELOPMENT AND APPLICATION OF GENERAL CIRCUIT THEORY TO SUPPORT CAPACITIVE COUPLING Yusuf Mahomed A dissertation submitted to the Faculty of Engineering and the Built Environment, University of Witwatersrand, Johannesburg, in fulfilment of the requirements for the degree of Master of Science in Engineering. Johannesburg, 2011 Declaration I declare that this dissertation is my own unaided work. It is being submitted to the degree of Master of Science in Engineering at the University of the Witwatersrand, Johannesburg. It has not been submitted before for any degree or examination at any other university. _________________________________ Signed on: ____ day of _________ 20___ i Abstract In textbook literature, the phenomenon of mutual inductance has been described in rigorous detail from the magnetic field-level behaviour all the way to equivalent circuit models, and these are valid for circuits consisting of any number of coils where there may be magnetic flux linkage. Unlike mutual inductance, the description of multi-body systems which exhibit electric flux coupling has not been carried through from a field level to equivalent circuit models in the same way. Most circuit models used to describe capacitive coupling are therefore different and cannot be easily compared. In this dissertation, a general circuit model describing capacitive coupling is developed from field-level theory. This model is based on a four-body physical structure, and forms a restricted dual to the well-known two-body inductive coupling circuit model. A quantity representing coupling capacitance was defined and given the symbol S, and this quantity is the dual to the mutual inductance term commonly referred to by the symbol M in textbook literature.
    [Show full text]