DOCSLIB.ORG

NXP B.V. (Exact Name of Registrant As Specified in Its Charter)

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
NXP B.V. (Exact Name of Registrant As Specified in Its Charter) Table of Contents As filed with the Securities and Exchange Commission on June 22, 2011 UNITED STATES SECURITIES AND EXCHANGE COMMISSION WASHINGTON, D.C. 20549 FORM 20-F ¨ REGISTRATION STATEMENT PURSUANT TO SECTION 12(b) OR (g) OF THE SECURITIES EXCHANGE ACT OF 1934 OR x ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 31, 2010 OR ¨ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 OR ¨ SHELL COMPANY REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 Date of event requiring this shell company report For the transition period from to Commission file number NXP B.V. (Exact name of Registrant as specified in its charter) The Netherlands (Jurisdiction of incorporation or organization) High Tech Campus 60, Eindhoven 5656 AG, the Netherlands (Address of principal executive offices) Jean Schreurs, SVP and Senior Corporate Counsel, High Tech Campus 60, 5656 AG, Eindhoven, the Netherlands Telephone: +31 40 2728686 / E-mail: [email protected] (Name, Telephone, E-mail and/or Facsimile number and Address of Company Contact Person) Securities registered or to be registered pursuant to Section 12(b) of the Act. None Securities registered or to be registered pursuant to Section 12(g) of the Act. None Securities for which there is a reporting obligation pursuant to Section 15(d) of the Act. Floating Rate Senior Secured Notes due 2013 Floating Rate Senior Secured Notes due 2013 7 7/8% Senior Secured Notes due 2014 8 5/8% Senior Notes due 2015 9 1/2% Senior Notes due 2015 9 3/4% Senior Secured Notes due 2018 Indicate the number of outstanding shares of each of the issuer’s classes of capital or common stock as of the close of the period covered by the annual report. Class Outstanding at December 31, 2010 Ordinary shares, par value EUR 455 per share 40 shares Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. ¨ Yes x No If this report is an annual or transition report, indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or 15(d) of the Securities Exchange Act of 1934. ¨ Yes x No Note—Checking the box above will not relieve any registrant required to file reports pursuant to Section 13 or 15(d) of the Securities Exchange Act of 1934 from their obligations under those Sections. Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days. x Yes ¨ No Indicate by check mark whether the registrant has submitted electronically and posted on its corporate Web site, if any, every Interactive Data File required to be submitted and posted pursuant to Rule 405 of Regulation S-T (§232.405 of this chapter) during the preceding 12 months (or for such shorter period that the registrant was required to submit and post such files). ¨ Yes ¨ No Indicate by check mark whether the registrant is a large accelerated filer, an accelerated filer, or a non-accelerated filer. See definition of “accelerated filer and large accelerated filer” in Rule 12b-2 of the Exchange Act. (Check one) Large accelerated filer ¨ Accelerated filer ¨ Non-accelerated filer x Indicate by check mark which basis of accounting the registrant has used to prepare the financial statements included in this filing: U.S. GAAP x International Financial Reporting Standards as issued by the International Accounting Standards Board ¨ Other ¨ If “Other” has been checked in response to the previous question, indicate by check mark which financial statement item the registrant has elected to follow. Item 17 ¨ Item 18 ¨ If this is an annual report, indicate by check mark whether the registrant is a shell company (as defined in Rule 12b-2 of the Exchange Act). ¨ Yes x No Table of Contents TABLE OF CONTENTS Page Introduction Part I Item 1. Identity of Directors, Senior Management and Advisers 2 Item 2. Offer Statistics and Expected Timetable 2 Item 3. Key Information 2 A. Selected Financial Data 2 B. Capitalization and Indebtedness 5 C. Reasons for the Offer and Use of Proceeds 5 D. Risk Factors 5 Item 4. Information on the Company 23 A. History and Development of the Company 23 B. Business Overview 27 C. Organizational Structure 40 D. Property, Plant and Equipment 42 Item 4A. Unresolved Staff Comments 43 Item 5. Operating and Financial Review and Prospects 43 A. Operating Results 43 B. Liquidity and Capital Resources 67 C. Research and Development, Patents and Licenses, etc. 78 D. Trend Information 79 E. Off-Balance Sheet Arrangements 80 F. Tabular Disclosure of Contractual Obligations 80 G. Safe Harbor 81 Item 6. Management 83 A. Directors, Executive Officers and Key Employees 83 B. Compensation 87 C. Board Practices 92 D. Employees 95 E. Share Ownership 96 Item 7. Major Shareholders and Related Party Transactions 96 A. Major Shareholders 96 B. Related Party Transactions 97 C. Interests of Experts & Counsel 99 Item 8. Financial Information 100 A. Consolidated Statements and Other Financial Information 100 B. Significant Changes 100 Item 9. The Offer and Listing 100 A. Offer and Listing Details 100 B. Plan of Distribution 100 C. Markets 100 D. Selling Shareholders 100 E. Dilution 100 F. Expenses of the Issue 100 Item 10. Additional Information 100 A. Share Capital 100 B. Memorandum and Articles of Association 100 Table of Contents Page C. Material Contracts 100 D. Exchange Controls 101 E. Taxation 101 F. Dividends and Paying Agents 107 G. Statement by Experts 107 H. Documents on Display 107 I. Subsidiary Information 108 Item 11. Quantitative and Qualitative Disclosures About Market Risk 108 Item 12. Description of Securities Other than Equity Securities 109 Part II Item 13. Defaults, Dividend Arrearages and Delinquencies 110 Item 14. Material Modifications to the Rights of Security Holders and Use of Proceeds 110 Item 15. Controls and Procedures 110 Item 16. A. Audit committee financial expert 111 B. Code of Ethics 111 C. Principal Accountant Fees and Services 112 D. Exemptions from the Listing Standards for Audit Committees 113 E. Purchases of Equity Securities by the Issuer and Affiliated Purchasers 113 F. Change in Registrant’s Certifying Accountant 113 G. Corporate Governance 113 Part III Item 17. Financial Statements 114 Item 18. Financial Statements 114 Item 19. Exhibits 114 GLOSSARY 119 Financial Statements F-1 Table of Contents Introduction This annual report contains forward-looking statements that contain risks and uncertainties. Our actual results may differ significantly from future results as a result of factors such as those set forth in “Part I—Item 3. Key Information—D. Risk factors” and “Part I—Item 5. Operating and Financial Review and Prospects—G. Safe harbor”. The financial information included in this annual report is based on U.S. GAAP, unless otherwise indicated. In presenting and discussing our financial position, operating results and cash flows, management uses certain non-U.S. GAAP financial measures. These non-U.S. GAAP financial measures should not be viewed in isolation or as alternatives to the equivalent U.S. GAAP measures and should be used in conjunction with the most directly comparable U.S. GAAP measures. A discussion of non-U.S. GAAP measures included in this annual report and a reconciliation of such measures to the most directly comparable U.S. GAAP measures are contained in this annual report under “Part I—Item 5. Operating and Financial Review and Prospects—A. Operating results—Use of Certain Non-U.S. GAAP Financial Measures”. Unless otherwise required, all references herein to “we”, “our”, “us”, “NXP” and the “Company” are to NXP B.V. and its consolidated subsidiaries. A glossary of abbreviations and technical terms used in this annual report is set forth on page 98. 1 Table of Contents PART I Item 1. Identity of Directors, Senior Management and Advisers Not applicable. Item 2. Offer Statistics and Expected Timetable Not applicable. Item 3. Key Information A. Selected financial data. The following table presents a summary of our selected historical combined and consolidated financial data. We prepare our financial statements in accordance with U.S. GAAP. We have derived the selected consolidated statement of operations and other financial data for the years ended December 31, 2008, 2009 and 2010 and the selected consolidated balance sheet data as of December 31, 2009 and 2010, from our audited consolidated financial statements, included elsewhere in this annual report. We have derived the selected consolidated statement of operations and other financial data for the periods from September 29, 2006 (inception) to December 31, 2006 and the year ended December 31, 2007 and the consolidated balance sheet data as of December 31, 2006, 2007 and 2008 from our audited consolidated financial statements, not included in this annual report. We have derived the selected combined statement of operations and other financial data for the period from January 1, 2006 to September 28, 2006 and the balance sheet data as of September 28, 2006, from the audited combined financial statements of the former semiconductor business of Koninklijke Philips Electronics N.V. (“Philips”) and its consolidated subsidiaries, the “predecessor”, not included in this annual report. The results of operations for prior years are not necessarily indicative of the results to be expected for any future period.
Load more

Recommended publications
  • Oriented Conferences Four Solutions
    Delivering Solutions and Technology to the World’s Design Engineering Community Four Solutions- Oriented Conferences • System-on-Chip Design Conference • IP World Forum • High-Performance System Design Conference • Wireless and Optical Broadband Design Conference Special Technology Focus Areas January 29 – February 1, 2001 • Internet and Information Exhibits: January 30–31, 2001 Appliance Design Santa Clara Convention Center • Embedded Design Santa Clara, California • RF, Optical, and Analog Design NEW! • IEC Executive Forum International Engineering Register by January 5 and Consortium save $100 – and be entered to win www.iec.org a Palm Pilot! Practical Design Solutions Practical design-engineering solutions presented by practicing engineers—The DesignCon reputation of excellence has been built largely by the practical nature of its sessions. Design engineers hand selected by our team of professionals provide you with the best electronic design and silicon-solutions information available in the industry. DesignCon provides attendees with DesignCon has an established reputation for the high design solutions from peers and professionals. quality of its papers and its expert-level speakers from Silicon Valley and around the world. Each year more than 100 industry pioneers bring to light the design-engineering solutions that are on the leading edge of technology. This elite group of design engineers presents unique case studies, technology innovations, practical techniques, design tips, and application overviews. Who Should Attend Any professionals who need to stay on top of current information regarding design-engineering theories, The most complete educational experience techniques, and application strategies should attend this in the industry conference. DesignCon attracts engineers and allied The four conference options of DesignCon 2001 provide a professionals from all levels and disciplines.
    [Show full text]
  • Important Notice Dear Customer, on 7 February 2017 The
    Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use http://www.nexperia.com Instead of [email protected] or [email protected], use [email protected] (email) Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below: - © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved Should be replaced with: - © Nexperia B.V. (year). All rights reserved. If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via [email protected]). Thank you for your cooperation and understanding, Kind regards, Team Nexperia PMN27XPE 20 V, single P-channel Trench MOSFET 20 September 2012 Product data sheet 1. Product profile 1.1 General description P-channel enhancement mode Field-Effect Transistor (FET) in a small SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package using Trench MOSFET technology. 1.2 Features and benefits • Fast switching • Trench MOSFET technology • 2 kV ESD protection 1.3 Applications • Relay driver • High-speed line driver • High-side loadswitch • Switching circuits 1.4 Quick reference data Table 1.
    [Show full text]
  • Table of Contents 2006 IEEE Symposium on VLSI Technology
    13eds02.qxd 3/6/06 8:36 AM Page 1 IEEE E D S ELECTRONELECTRON DEVICESDEVICES SOCIETYSOCIETY Newsletter APRIL 2006 Vol. 13, No. 2 ISSN:1074 1879 Editor-in-Chief: Ninoslav D. Stojadinovic 2006 IEEE Symposium Table of Contents on VLSI Technology Upcoming Technical Meetings .......................1 • 2006 VLSI • 2006 ASMC • 2006 IITC • 2006 UGIM Outgoing Message from the 2004-5 EDS President...................................3 Society News.........................................................9 • December 2005 AdCom Meeting Summary • Message from the EDS Newsletter Editor-in-Chief • EDS Educational Activities Committee Report • EDS Nanotechnology Committee Report • EDS Photovoltaic Devices Committee Report • 2005 EDS J.J. Ebers Award Winner • 2006 EDS J.J. Ebers Award Call for Nominations • 2005 EDS Distinguished Service Award Winner • 2006 Charles Stark Draper Prize Hilton Hawaiian Village, Honolulu, Hawaii • 23 EDS Members Elected to the IEEE The 26th Annual IEEE Symposium on VLSI Technology will Grade of Fellow be held June 13-15, 2006, at the Hilton Hawaiian Village in • 2005 Class of EDS Fellows Honored at IEDM Honolulu, Hawaii. The VLSI Technology Symposium is joint- ly sponsored by the IEEE Electron Devices Society (EDS) and • EDS Members Named Winners of the Japan Society of Applied Physics (JSAP). 2006 IEEE Technical Field Awards The VLSI Symposium is well recognized as one of the • EDS Regions 1-3 & 7 Chapters Meeting Summary premiere conferences on semiconductor technology, and research results presented at the conference represent a • 2005 EDS Chapter of the Year Award broad spectrum of VLSI technology topics, including: • EDS Members Recently Elected • New concepts and breakthroughs in VLSI devices and to IEEE Senior Member Grade processes.
    [Show full text]
  • 6800/68000 Cmos
    Click Here to Request a Large Quantity Quote 6800/68000 CMOS Jameco Manufacturer Manufacturer Description Package Product Type Organization Family Application Price 1 Part # Part # 130366 Major Brands 00130366 420 PIECE DIODE REFILL PACKAGE $29.95 130374 Major Brands 00130374 560 Piece Transistor Kit Refill Package $54.95 130391 Major Brands 00130391 420 Piece 74LS Logic Series Refill Package $214.95 130403 Major Brands 00130403 300 PIECE CD4000 SERIES REFILL PACKAGE $74.95 130411 Major Brands 00130411 480 PIECE LINEAR SERIES REFILL PACKAGE $164.95 1542961 Vishay 1.5KE16CA TVS Diode 22.5V Clamp 66.7A Ipp Through Hole 1500W DO-201 $0.49 1.5KE 2303247 Major Brands 1.5KE8.2C TVS Diode 12.1V Clamp 125.6A Ipp DO-201 DO-201 $0.59 35924 Major Brands 1N1188 Diode 1N1188 400 VOLT 35 AMP SILICON RECTIFIER DO-5 Stud Rectifier $3.95 2197610 Kest Parts 1N1190A Diode 1N1190A Power Silicon Rectifier 40 Amp 600V DO-5 DO-5 Stud Rectifier $4.95 2197628 Kest Parts 1N1190RA Diode 1N1190RA 40A 600V Power Silicon Rectifier DO-5 Stud Rectifier $4.95 2287679 Major Brands 1N1202A 200V 12A Rectifier Stud Mount DO-203 DO-203 Stud Rectifier $1.95 35941 Major Brands 1N270 Diode 1N270 Germanium 1 Volt @ 200Ma DO-7 General $1.19 Purpose 2220533 Major Brands 1N34A Diode 1N34A General Purpose Germanium DO-7 General $1.95 Purpose 35975 Major Brands 1N4001 Diode 1N4001 50 Volt 1 Amp General Purpose Rectifier DO-41 Standard $0.09 76961 Major Brands 1N4002 Diode 1N4002 100 Volt 1A DO-41 package DO-41 Standard $0.09 76970 Major Brands 1N4003 Diode 1N4003 Rectifier 200 Volt
    [Show full text]
  • 152F580552eb358625881dd680
    Products Catalog Index PART NO. MANUFACTURER DESCRIPTION URL PRICE Q65112A2615 OSRAM OPTO Q65112A2615 http://www.searchdatasheet.com/Q65112A2615-datasheet.html QUOTE SEMICONDUCTORS XR33053ID-F EXAR Transceiver 1Mbps 3.3V/5V http://www.searchdatasheet.com/XR33053ID-F-datasheet.html QUOTE 14-Pin SOIC N Tube Q65111A7362 OSRAM OPTO LED Uni-Color White 2-Pin http://www.searchdatasheet.com/Q65111A7362-datasheet.html QUOTE SEMICONDUCTORS SMD T/R EL-17-21UYC/S530-A2/TR8 EVERLIGHT EL-17-21UYC/S530-A2/TR8 http://www.searchdatasheet.com/EL-17-21UYC%2FS530-A2%2FTR8-datasheet.html QUOTE ELECTRONICS Q65112A2616 OSRAM OPTO Q65112A2616 http://www.searchdatasheet.com/Q65112A2616-datasheet.html QUOTE SEMICONDUCTORS Q65111A9950 OSRAM OPTO Q65111A9950 http://www.searchdatasheet.com/Q65111A9950-datasheet.html QUOTE SEMICONDUCTORS Q65112A2629 OSRAM OPTO Q65112A2629 http://www.searchdatasheet.com/Q65112A2629-datasheet.html QUOTE SEMICONDUCTORS Q65112A0819 OSRAM OPTO LED Uni-Color White 2-Pin http://www.searchdatasheet.com/Q65112A0819-datasheet.html QUOTE SEMICONDUCTORS CSMD EP Q65111A9208 OSRAM OPTO Q65111A9208 http://www.searchdatasheet.com/Q65111A9208-datasheet.html QUOTE SEMICONDUCTORS Q65111A8966 OSRAM OPTO Q65111A8966 http://www.searchdatasheet.com/Q65111A8966-datasheet.html QUOTE SEMICONDUCTORS RLR20C1201GMRE6 VISHAY Res Metal Film 1.2K Ohm http://www.searchdatasheet.com/RLR20C1201GMRE6-datasheet.html QUOTE 2% 0.5W(1/2W) ±100ppm/C 1% Epoxy AXL T/R EVMB Connect One Evaluation Master Kit with http://www.searchdatasheet.com/EVMB-datasheet.html QUOTE Semiconductors
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Case M.8125 - JAC / NEXPERIA
    EUROPEAN COMMISSION DG Competition Case M.8125 - JAC / NEXPERIA Only the English text is available and authentic. REGULATION (EC) No 139/2004 MERGER PROCEDURE Article 6(1)(b) NON-OPPOSITION Date: 12/10/2016 In electronic form on the EUR-Lex website under document number 32016M8125 EUROPEAN COMMISSION Brussels, 12.10.2016 C(2016) 6677 final PUBLIC VERSION SIMPLIFIED MERGER PROCEDURE To the notifying parties Dear Sirs, Subject: Case M.8125 - JAC / NEXPERIA Commission decision pursuant to Article 6(1)(b) of Council Regulation (EC) No 139/20041 and Article 57 of the Agreement on the European Economic Area2 1. On 13 September 2016, the European Commission received notification of a proposed concentration pursuant to Article 4 of the Merger Regulation by which the undertaking Beijing Jianguang Asset Management Co., Ltd. ("JAC", People's Republic of China), controlled by the China Investment Corporation (“CIC”, People's Republic of China), acquires within the meaning of Article 3(1)(b) of the Merger Regulation control of the standard products business unit (“Nexperia”) of NXP Semiconductors NV (“NXP”, the Netherlands) by way of purchase of shares.3 2. The business activities of the undertakings concerned are: − JAC is an investment management company which focuses its investments on mergers and acquisitions in the semiconductor industry. It is active in developing, manufacturing, and selling RF power transistors and bipolar based (power) diodes, thyristors and transistors. Its parent company, CIC, is a sovereign wealth fund of the People’s Republic of China, specialized in foreign exchange holdings. − Nexperia is active in the manufacturing and sale of semiconductors, in particular several types of logic integrated circuits ("ICs"), small signal transistors and diodes.
    [Show full text]
  • General Specification
    Crane Aerospace: 48.00.20,D,1: Production: Released: 07/26/2017: dtrivett mboulang scaswell REVISIONS APPLICATION REV DESCRIPTION REVIEWED DATE - Initial Revision D. TRIVETT 15/01/12 A Added paragraph to end of 3.4 D. TRIVETT 16/9/29 Added paragraph 3.10 B Added to paragraph 3.1, including NOTE D. TRIVETT 16/11/30 Added Section 3.1.2 Added to paragraph 3.3 Added Section 3.11 C Added paragraph 3.12 D. TRIVETT 17/06/22 D Revised paragragh 3.12 D. TRIVETT 17/07/24 GENERAL SPECIFICATION CONTRACT NUMBER REVISION STATUS N/A Active sheets: 1 through 6 All sheets are at revision D This document is computer-controlled by the TOLERANCES ARE: TITLE ELDEC Business System. Approval names for the LINEAR .XX = current revision are electronically printed on this .XXX = ENGINEERING DRAWING REQUIREMENTS, page. Original signatures for manually-controlled revisions are available upon request. ANGULAR = INTERPRETATION AND CLARIFICATION OF SIZE SCALE CAGE DRAWING NO. SHEET REV. A None 08748 48.00.20 1 of 10 D 2017/07/26 This document contains Technology controlled by the EAR. Diversion or use contrary to U.S. law is prohibited. ECCN: EAR99 Crane Aerospace: 48.00.20,D,1: Production: Released: 07/26/2017: dtrivett mboulang scaswell 1 SCOPE This specification establishes general and specific guidelines to aid in the interpretation and application of engineering drawings defining components, materials, or assemblies, whether purchased from suppliers or fabricated at Crane Aerospace & Electronics facilities. 1.1 Applicability This document applies to engineering drawings controlled by the Lynnwood site of Crane Aerospace & Electronics (CRANE), also referred to as ELDEC Corporation.
    [Show full text]
  • Selective GUIDE to LITERATURE CAN INTEGRATED CIRCUITS
    Engineering Literature Guides, Number 18 SELEcTivE GUIDE To LITERATURE CAN INTEGRATED CIRCUITS Compiled 1~y: Nestor L. 0sorio Northern Illinois University Libraries American Society for Engineering Education 1818 N Street, NW, Suite 600 Washington, DC 20036 Copyright (c) 1994 by American Society for Engineering Education 1818 N. Street, N.W., Suite 600 Washington, DC 20036-2479 International Standard Book Number: 0-87823-122-6 Library of Congress Catalog Card Number: Manufactured in the United States of America Beth L. Brin, Series Co-editor Science-Engineering Library University of Arizona Tucson, AZ 85721-001 Godlind Johnson, Series Co-editor Engineering Library SUNY-Stony Brook Stony Brook, NY 11794-2225 ASEE is not responsible for statements made or opinions expressed in this publication. TABLE OF CONTENTS Introduction... ....................................... ..................... .. ..... ............................ .. .. ......1 Bibliographies and Literature Guides . .. .. .. .2 Printed and Electronic Indexes and Abstracts . .3 Encyclopedias. : . .. ..6 Dictionaries . .. .. .. .7 Handbooks and Tables . .. .. .. .. .. .. .8 Directories: Product Information, Trade Catalogs . .. .. .. .10 Standards and Specifications . .. .13 Major Periodicals . .. .. .. .14 Major Proceedings . .. .. : . .. .. 17 Important Books . .. .. .19 Major. Integrated Circuit Manufacturers . .. .. ..20 Appendix: Selected Information Services . .. .. .. ..23 ~I INTRODUCTION ver the last 25 years significant changes have been 0 generated in industry by the
    [Show full text]
  • Nexperia USA Inc
    N74F14D,623 Details PDF N74F14D,623 Part Number: N74F14D,623 Manufacturer: Nexperia USA Inc. Description: IC HEX INVERTER SCHM TRIG 14SOIC Lead Free Status / Lead free / RoHS Compliant RoHS Status: Data sheet: N74F14D,623.pdf INQUIRY Introduction Images are for reference only. See Product Specifications for product details. If you are interested to buy Nexperia N74F14D,623,Just Email us. [email protected] our sales team will reply you within 24 hours Specifications Voltage - Supply: 4.5 V ~ 5.5 V Supplier Device Package: 14-SO Series: 74F Packaging: Original-Reel® Package / Case: 14-SOIC (0.154", 3.90mm Width) Operating Temperature: 0°C ~ 70°C Number of Inputs: 6 Number of Circuits: 6 Mounting Type: Surface Mount Max Propagation Delay @ V, Max CL: 8.5ns @ 5V, 50pF Logic Type: Inverter Logic Level - Low: 0.8V Logic Level - High: 2V Features: Schmitt Trigger Current - Quiescent (Max): - Current - Output High, Low: 1mA, 20mA Email: [email protected] RELATED PARTS FOR N74F14D,623 Image Part Number Manufacturers Description View N74F14D,602 NXP USA Inc. IC HEX INVERTER/SCHM TRIG 14SOIC Inquiry N74F138D,602 NXP USA Inc. IC DECODER/DEMUX 3-8LINE 16SOIC Inquiry N74F157AD,623 NXP USA Inc. IC DATA SELECTOR/MUX 2IN 16SOIC Inquiry N74F154D PHILIPS Inquiry N74F153D,602 NXP USA Inc. IC MULTIPLEXER DUAL 4IN 16SOIC Inquiry N74F138N,602 NXP USA Inc. IC DECODER/DEMUX 3-8LINE 16DIP Inquiry N74F153N,602 NXP USA Inc. IC MULTIPLEXER DUAL 4IN 16DIP Inquiry N74F139N PHI Inquiry N74F153D SIGNETICS Inquiry N74F14D NXP in stock Inquiry N74F157AN,602 NXP USA Inc. IC DATA SELECTOR/MUX 2IN 16-DIP Inquiry N74F139N,602 NXP USA Inc.
    [Show full text]
  • Nexperia Pnx8500
    Home Entertainment Engine Nexperia pnx8500 Designed for use in mid- to high-end advanced set-top box (ASTB) and digital television (DTV) systems, the Nexperia™ pnx8500 Home Entertainment Engine deliv- ers comprehesive source decoder, interactive TV, Inter- net, telephony, and digital recording functions on a single chip.This highly flexible IC decodes all high-definition (HD) and standard-definition (SD) MPEG-2 source material. Outputting enhanced SD display, the pnx8500 is primarily targeted for STBs driving existing NTSC, PAL, and SECAM television sets as well as digital TVs and projectors. On a single, flexible IC, the pnx8500 provides a com- plete, future-proof solution for building tomorrow's advanced STB products. In addition to supporting basic and premium TV services, pnx8500-powered STBs can be easily enhanced to deliver advanced TV services such FEATURES as web-browsing, time-shift record/playback, interactive + Dual-CPU design includes a 200-MHz TriMedia VLIW core and video, streaming video and audio media, video telepho- a 150-MHz MIPS 3940 core ny, games, purchase transaction management, and more. + Demultiplexes, descrambles and PID filters multiple DVB or New standards for DTV, communications, or multime- DSS transport streams dia can be supported through software upgrades. + Supports input of two digital video streams (CCIR656, broad- FLEXIBLE, DUAL-CPU ARCHITECTURE cast quality) The pnx8500 dual-CPU architecture combines powerful + Simultaneous MPEG-2 decoding of three SD streams or one MIPS (R3940) and TriMedia (TM32) VLIW processor HD (MP@HL) stream cores that control a range of on-chip hardware components + DVB, MULTI2 and DSS descrambling, and ICAM verification through three system buses.
    [Show full text]
  • Standard Products Towards a Standalone Global Powerhouse Nexperia´S Customers
    Customer Presentation November 7, 2016 Standard products towards a standalone global powerhouse Nexperia´s Customers A standalone world-class company for Discretes, Logic and Mosfets NXP‘s announcement about Standard Products June 14th 2016 • NXP has announced a binding agreement to sell its Standard Products business to a consortium of financial investors consisting of Beijing Jianguang Asset Management Co. Ltd (‘JAC Capital’) and Wise Road Capital LTD (‘Wise Road Capital’), leading to a stand-alone world-class leader in Discretes, Logic and PowerMOS to be named Nexperia. • The business will be operated by the Nexperia management team which will be responsible for Nexperia day-to-day business operations and productions. Investors regard Nexperia as a global company and consider the best support to global customers is a key factor for the success of the new company. JAC will continue to make investment to support Nexperia management team and the business including R&D activities, customer supports and growth aspirations. • The transaction is expected close in the first quarter of 2017, pending all required regulatory approval and employee representative consultations. • Transaction is a positive accomplishment for all parties involved, enabling NXP to continue to focus on its HPMS business, and furthering its Secure Connections for a Smarter World strategy. • As stand-alone global powerhouse, Nexperia will continue the product portfolio (Discretes, Logic, PowerMOS) of today. Nexperia will decide efficiently by its own on growth strategies and associated investments. 2 nexperia.com Transaction highlights • The new company, to be named Nexperia, will be headquartered in Nijmegen, the Netherlands. • The new company will become a world-class producer/supplier of standard products.
    [Show full text]