DOCSLIB.ORG

Non-Mainframe Machine Classifications

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Non-Mainframe Machine Classifications Non-Mainframe Machine Classifications CPU Code CPU Description CPU Tier Group Hardware Units Server Tier GATR2XL300-1 ALR REVOLUTION 2XL 15 D 45.00 1 GAT-AR6X6-6 ALR REVOLUTION 6X6 15 D 240.00 2 AS4ES30-2320 AS/400 MODEL S30 (2320) 4-PROCESSOR 20 F 1,897.34 5 AS4ES30-2321 AS/400 MODEL S30 (2321) 8-PROCESSOR 40 H 3,408.60 6 AS4ES30-2322 AS/400 MODEL S30 (2322) 8-PROCESSOR 40 H 3,408.60 6 AS400-530-1A AS/400 ADVANCED SYSTEMS 530 (2150) 40 H 673.00 3 AS400-530-1B AS/400 Advanced Systems 530 (2151) 50 J 880.00 4 AS400-530-2 AS/400 ADVANCED SYSTEMS 530 (2152) 60 K 1,332.00 4 AS400-530-4 AS/400 ADVANCED SYSTEMS 530 (2153) 70 L 2,146.00 5 AS400-530-4A AS/400 ADVANCED SYSTEMS 530 (2162) 70 L 2,511.00 5 AS400-53S-1 AS/400 ADVANCED SYSTEMS 53S (2154) 15 D 40.00 1 AS400-53S-2 AS/400 ADVANCED SYSTEMS 53S (2155) 18 E 50.00 1 AS400-53S-4 AS/400 ADVANCED SYSTEMS 53S (2156) 30 G 70.00 1 AS400-436-02 AS/400 ADVANCED36 436 (2102) 18 E 90.00 1 AS400-436-04 AS/400 ADVANCED36 436 (2104) 20 F 115.00 2 AS400-436-06 AS/400 ADVANCED36 436 (2106) 30 G 155.00 2 AS400-10 AS/400 Model 10 - A 10.00 1 AS400-100 AS/400 Model 100 18 E 106.00 2 AS400-135 AS/400 Model 135 20 F 196.00 2 AS400-140 AS/400 Model 140 30 G 405.00 3 AS400-200-1 AS/400 MODEL 200 (2030) - A 45.00 1 AS400-200-2 AS/400 MODEL 200 (2031) 10 C 72.00 1 AS400-200-3 AS/400 MODEL 200 (2032) 15 D 112.00 2 AS400-20S AS/400 MODEL 20S (2010) 18 E 106.00 2 AS400-300-1 AS/400 MODEL 300 (2040) 10 C 76.00 1 AS400-300-2 AS/400 MODEL 300 (2041) 15 D 108.00 2 AS400-300-3 AS/400 MODEL 300 (2042) 18 E 135.00 2 AS400-30S-1 AS/400 MODEL 30S (2411) 20 F 196.00 2 AS400-30S-2 AS/400 MODEL 30S (2412) 30 G 423.00 3 AS400-310-1 AS/400 MODEL 310 (2043) 20 F 216.00 2 AS400-310-2 AS/400 MODEL 310 (2044) 30 G 364.00 3 AS400-320-1 AS/400 MODEL 320 (2050) 40 H 463.00 3 AS400-320-2 AS/400 MODEL 320 (2051) 50 J 824.00 4 AS400-320-4 AS/400 MODEL 320 (2052) 60 K 1,287.00 4 AS400-400-1 AS/400 Model 400 (2130) 10 C 74.00 1 AS400-400-2 AS/400 Model 400 (2131) 15 D 110.00 2 AS400-400-3 AS/400 Model 400 (2132) 18 E 157.00 2 AS400-400-4 AS/400 Model 400 (2133) 20 F 196.00 2 AS400-40S091 AS/400 MODEL 40S (2109) 15 D 40.00 1 AS400-40S-1 AS/400 MODEL 40S (2110) 15 D 50.00 1 AS400-40S111 AS/400 MODEL 40S (2111) 15 D 60.00 1 AS400-40S121 AS/400 MODEL 40S (2112) 15 D 70.00 1 AS400-500-1 AS/400 Model 500 (2140) 15 D 115.00 2 AS400-500-2 AS/400 Model 500 (2141) 18 E 167.00 2 AS400-500-3 AS/400 Model 500 (2142) 20 F 227.00 2 AS400-50S-1 AS/400 Model 50S (2120) 30 G 355.00 3 AS400-50S-2 AS/400 Model 50S (2121) 40 H 479.00 3 AS400-50S-3 AS/400 Model 50S (2122) 18 E 572.00 3 AS400-510-1 AS/400 Model 510 (2143) 30 G 389.00 3 AS400-510-2 AS/400 Model 510 (2144) 40 H 513.00 3 AS400-B10 AS/400 Model B10 - A 34.00 1 AS400-B20 AS/400 Model B20 5 B 23.00 1 AS400-B30 AS/400 Model B30 10 C 27.00 1 AS400-B35 AS/400 Model B35 10 C 29.00 1 AS400-B40 AS/400 Model B40 15 D 41.00 1 AS400-B45 AS/400 Model B45 15 D 41.00 1 AS400-B50 AS/400 Model B50 18 E 63.00 1 AS400-B60 AS/400 Model B60 20 F 99.00 1 Contract Number Page 1 Non-Mainframe Machine Classifications CPU Code CPU Description CPU Tier Group Hardware Units Server Tier GATR2XL300-1 ALR REVOLUTION 2XL 15 D 45.00 1 AS400-B70 AS/400 Model B70 20 F 130.00 2 AS400-C04 AS/400 Model C04 - A 27.00 1 AS400-C06 AS/400 Model C06 - A 34.00 1 AS400-C10 AS/400 Model C10 - A 23.00 1 AS400-C20 AS/400 Model C20 5 B 32.00 1 AS400-C25 AS/400 Model C25 10 C 40.00 1 AS400-C4 AS/400 Model C4 - A 20.00 1 AS400-C6 AS/400 Model C6 - A 23.00 1 AS400-D02 AS/400 Model D02 - A 27.00 1 AS400-D04 AS/400 Model D04 - A 27.00 1 AS400-D06 AS/400 Model D06 - A 34.00 1 AS400-D10 AS/400 Model D10 - A 34.00 1 AS400-D20 AS/400 Model D20 5 B 43.00 1 AS400-D25 AS/400 Model D25 10 C 61.00 1 AS400-D35 AS/400 Model D35 10 C 47.00 1 AS400-D45 AS/400 Model D45 15 D 67.00 1 AS400-D50 AS/400 Model D50 18 E 86.00 1 AS400-D60 AS/400 Model D60 20 F 149.00 2 AS400-D70 AS/400 Model D70 30 G 202.00 2 AS400-D80 AS/400 Model D80 40 H 356.00 3 AS400-E02 AS/400 Model E02 - A 27.00 1 AS400-E04 AS/400 Model E04 - A 34.00 1 AS400-E06 AS/400 Model E06 - A 47.00 1 AS400-E10 AS/400 Model E10 - A 47.00 1 AS400-E20 AS/400 Model E20 5 B 63.00 1 AS400-E25 AS/400 Model E25 10 C 76.00 1 AS400-E35 AS/400 Model E35 10 C 61.00 1 AS400-E45 AS/400 Model E45 15 D 86.00 1 AS400-E50 AS/400 Model E50 18 E 115.00 2 AS400-E60 AS/400 Model E60 20 F 184.00 2 AS400-E70 AS/400 Model E70 30 G 256.00 2 AS400-E80 AS/400 Model E80 40 H 454.00 3 AS400-E90 AS/400 Model E90 50 J 619.00 3 AS400-E95 AS/400 Model E95 60 K 758.00 4 AS400-F02 AS/400 Model F02 - A 18.00 1 AS400-F04 AS/400 Model F04 - A 18.00 1 AS400-F06 AS/400 Model F06 - A 18.00 1 AS400-F10 AS/400 Model F10 - A 61.00 1 AS400-F20 AS/400 Model F20 5 B 76.00 1 AS400-F25 AS/400 Model F25 10 C 86.00 1 AS400-F35 AS/400 Model F35 10 C 86.00 1 AS400-F45 AS/400 Model F45 15 D 108.00 2 AS400-F50 AS/400 Model F50 18 E 184.00 2 AS400-F60 AS/400 Model F60 30 G 265.00 2 AS400-F70 AS/400 Model F70 30 G 378.00 3 AS400-F80 AS/400 Model F80 40 H 657.00 3 AS400-F90 AS/400 Model F90 50 J 848.00 4 AS400-F95 AS/400 Model F95 60 K 985.00 4 AS400-F97 AS/400 Model F97 60 K 1,181.00 4 AS400-P02 AS/400 Model P02 - A 1.00 1 AS400-P03 AS/400 Model P03 - A 3.00 1 AS4E170-2159 AS/400e Model 170 (2159) 10 C 30.00 1 AS4E170-2160 AS/400e Model 170 (2160) 10 C 45.00 1 AS4E170-2164 AS/400e Model 170 (2164) 15 D 55.00 1 AS4E170-2176 AS/400e Model 170 (2176) 15 D 75.00 1 AS4E170-2183 AS/400e Model 170 (2183) 18 E 125.00 2 AS4E170-2289 AS/400E MODEL 170 (2289) 10 C 30.00 1 Contract Number Page 2 Non-Mainframe Machine Classifications CPU Code CPU Description CPU Tier Group Hardware Units Server Tier GATR2XL300-1 ALR REVOLUTION 2XL 15 D 45.00 1 AS4E600-2129 AS/400e Model 600 (2129) 10 C 40.00 1 AS4E600-2134 AS/400e Model 600 (2134) 15 D 60.00 1 AS4E600-2135 AS/400e Model 600 (2135) 18 E 85.00 1 AS4E600-2136 AS/400e Model 600 (2136) 20 F 140.00 2 AS4E620-2175 AS/400e Model 620 (2175) 20 F 95.00 1 AS4E620-2179 AS/400e Model 620 (2179) 30 G 165.00 2 AS4E620-2180 AS/400e Model 620 (2180) 40 H 215.00 2 AS4E620-2181 AS/400e Model 620 (2181) 50 J 420.00 3 AS4E620-2182 AS/400e Model 620 (2182) 70 L 890.00 4 AS4E640-2237 AS/400e Model 640 (2237) 60 K 1,125.00 4 AS4E640-2238 AS/400e Model 640 (2238) 70 L 1,800.00 5 AS4E640-2239 AS/400e Model 640 (2239) 70 L 2,500.00 5 AS4E650-2188 AS/400e Model 650 (2188) 70 L 3,409.00 6 AS4E650-2189 AS/400e Model 650 (2189) 70 L 4,390.00 6 AS4E650-2240 AS/400e Model 650 (2240) 70 L 3,409.00 6 AS4E650-2243 AS/400e Model 650 (2243) 70 L 4,390.00 6 AS4E72206100 AS/400E MODEL 720 (2061) 1500 15 D 60.00 1 AS4E72206101 AS/400E MODEL 720 (2061) 1501 20 F 120.00 2 AS4E72206102 AS/400E MODEL 720 (2061) 1502 40 H 215.00 2 AS4E72206200 AS/400E MODEL 720 (2062) 1500 15 D 80.00 1 AS4E72206201 AS/400E MODEL 720 (2062) 1501 20 F 140.00 2 AS4E72206202 AS/400E MODEL 720 (2062) 1502 40 H 235.00 2 AS4E72206203 AS/400E MODEL 720 (2062) 1503 50 J 420.00 3 AS4E72206300 AS/400E MODEL 720 (2063) 1500 15 D 110.00 2 AS4E72206302 AS/400E MODEL 720 (2063) 1502 40 H 265.00 2 AS4E72206303 AS/400E MODEL 720 (2063) 1503 50 J 450.00 3 AS4E72206304 AS/400E MODEL 720 (2063) 1504 70 L 905.00 4 AS4E72206400 AS/400E MODEL 720 (2064) 1500 15 D 175.00 2 AS4E72206402 AS/400E MODEL 720 (2064) 1502 40 H 330.00 3 AS4E72206403 AS/400E MODEL 720 (2064) 1503 50 J 520.00 3 AS4E72206404 AS/400E MODEL 720 (2064) 1504 70 L 975.00 4 AS4E72206405 AS/400E MODEL 720 (2064) 1505 70 L 1,645.00 5 AS4E73206506 AS/400E MODEL 730 (2065) 1506 20 F 125.00 2 AS4E73206507 AS/400E MODEL 730 (2065) 1507 40 H 280.00 2 AS4E73206508 AS/400E MODEL 730 (2065) 1508 50 J 410.00 3 AS4E73206509 AS/400E MODEL 730 (2065) 1509 70 L 865.00 4 AS4E73206606 AS/400E MODEL 730 (2066) 1506 20 F 170.00 2 AS4E73206607 AS/400E MODEL 730 (2066) 1507 40 H 330.00 3 AS4E73206608 AS/400E MODEL 730 (2066) 1508 50 J 620.00 3 AS4E73206609 AS/400E MODEL 730 (2066) 1509 50 J 970.00 4 AS4E73206610 AS/400E MODEL 730 (2066) 1510 70 L 1,640.00 5 AS4E73206706 AS/400E MODEL 730 (2067) 1506 40 H 255.00 2 AS4E73206708 AS/400E MODEL 730 (2067) 1508 20 F 600.00 3 AS4E73206709 AS/400E MODEL 730 (2067) 1509 50 J 1,055.00 4 AS4E73206710 AS/400E MODEL 730 (2067) 1510 70 L 1,725.00 5 AS4E73206711 AS/400E MODEL 730 (2067) 1511 70 L 2,905.00 6 AS4E73206806 AS/400E MODEL 730 (2068) 1506 20 F 305.00 3 AS4E73206808 AS/400E MODEL 730 (2068) 1508 50 J 645.00 3 AS4E73206809 AS/400E MODEL 730 (2068) 1509 70 L 1,100.00 4 AS4E73206810 AS/400E MODEL 730 (2068) 1510 70 L 1,770.00 5 AS4E73206811 AS/400E MODEL 730 (2068) 1511 70 L 2,955.00 6 AS4E74206910 AS/400E MODEL 740 (2069) 1510 70 L 1,830.00 5 AS4E74206911 AS/400E MODEL 740 (2069) 1511 70 L 3,010.00 6 AS4E74206912 AS/400E MODEL 740 (2069) 1512 70 L 4,900.00 7 AS4E74206914 AS/400E MODEL 740 (2069) 1514 40 H 410.00 3 AS4E74207010 AS/400E MODEL 740 (2070) 1510 70 L 1,855.00 5 AS4E74207011 AS/400E MODEL 740 (2070) 1511 70 L 3,050.00 6 Contract Number Page 3 Non-Mainframe Machine Classifications CPU Code CPU Description CPU Tier Group Hardware Units Server Tier GATR2XL300-1 ALR REVOLUTION 2XL 15 D 45.00 1 AS4E74207012 AS/400E MODEL 740 (2070) 1512 70 L 4,930.00 7 AS4E74207013 AS/400E MODEL 740 (2070) 1513 70 L 5,935.00 7 AS4E74207014 AS/400E MODEL 740 (2070) 1514 40 H 435.00 3 AS4E82239521 AS/400E MODEL 820 (2395) 1521 10 C 75.00 1 AS4E82239522 AS/400E MODEL 820 (2395) 1522 18 E 140.00 2 AS4E82239523 AS/400E MODEL 820 (2395) 1523 30 G 220.00 2 AS4E82239524 AS/400E MODEL 820 (2395) 1524 30 G 350.00 3 AS4E82239621 AS/400E MODEL 820 (2396) 1521 15 D 200.00 2 AS4E82239622 AS/400E MODEL 820 (2396) 1522 30 G 220.00 2 AS4E82239623
Load more

Recommended publications
  • Overview of the SPEC Benchmarks
    9 Overview of the SPEC Benchmarks Kaivalya M. Dixit IBM Corporation “The reputation of current benchmarketing claims regarding system performance is on par with the promises made by politicians during elections.” Standard Performance Evaluation Corporation (SPEC) was founded in October, 1988, by Apollo, Hewlett-Packard,MIPS Computer Systems and SUN Microsystems in cooperation with E. E. Times. SPEC is a nonprofit consortium of 22 major computer vendors whose common goals are “to provide the industry with a realistic yardstick to measure the performance of advanced computer systems” and to educate consumers about the performance of vendors’ products. SPEC creates, maintains, distributes, and endorses a standardized set of application-oriented programs to be used as benchmarks. 489 490 CHAPTER 9 Overview of the SPEC Benchmarks 9.1 Historical Perspective Traditional benchmarks have failed to characterize the system performance of modern computer systems. Some of those benchmarks measure component-level performance, and some of the measurements are routinely published as system performance. Historically, vendors have characterized the performances of their systems in a variety of confusing metrics. In part, the confusion is due to a lack of credible performance information, agreement, and leadership among competing vendors. Many vendors characterize system performance in millions of instructions per second (MIPS) and millions of floating-point operations per second (MFLOPS). All instructions, however, are not equal. Since CISC machine instructions usually accomplish a lot more than those of RISC machines, comparing the instructions of a CISC machine and a RISC machine is similar to comparing Latin and Greek. 9.1.1 Simple CPU Benchmarks Truth in benchmarking is an oxymoron because vendors use benchmarks for marketing purposes.
    [Show full text]
  • Chapter 3 CSE Implementation Issues
    UvA-DARE (Digital Academic Repository) Studies in Interactive Visualization van Liere, R. Publication date 2001 Link to publication Citation for published version (APA): van Liere, R. (2001). Studies in Interactive Visualization. General rights It is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), other than for strictly personal, individual use, unless the work is under an open content license (like Creative Commons). Disclaimer/Complaints regulations If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible and/or remove it from the website. Please Ask the Library: https://uba.uva.nl/en/contact, or a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands. You will be contacted as soon as possible. UvA-DARE is a service provided by the library of the University of Amsterdam (https://dare.uva.nl) Download date:25 Sep 2021 Chapter 3 CSE Implementation Issues An overview of the CSE architecture was presented in Chapter 2. In this chapter a more in-depth discussion on the technical issues related to the design and implementation is given. 3.1 Design 3.1.1 Data Storage and Mappings A variable managed by the blackboard consists of a name, type, value, dimensions, and user defined attributes. Data is stored in the blackboard as an n-dimensional array (where n is0, 1, 2,...) containing elements of the same scalar type (e.g., 8-bit character, 32-bit integer).
    [Show full text]
  • Video Game Archive: Nintendo 64
    Video Game Archive: Nintendo 64 An Interactive Qualifying Project submitted to the Faculty of WORCESTER POLYTECHNIC INSTITUTE in partial fulfilment of the requirements for the degree of Bachelor of Science by James R. McAleese Janelle Knight Edward Matava Matthew Hurlbut-Coke Date: 22nd March 2021 Report Submitted to: Professor Dean O’Donnell Worcester Polytechnic Institute This report represents work of one or more WPI undergraduate students submitted to the faculty as evidence of a degree requirement. WPI routinely publishes these reports on its web site without editorial or peer review. Abstract This project was an attempt to expand and document the Gordon Library’s Video Game Archive more specifically, the Nintendo 64 (N64) collection. We made the N64 and related accessories and games more accessible to the WPI community and created an exhibition on The History of 3D Games and Twitch Plays Paper Mario, featuring the N64. 2 Table of Contents Abstract…………………………………………………………………………………………………… 2 ​ Table of Contents…………………………………………………………………………………………. 3 ​ Table of Figures……………………………………………………………………………………………5 ​ Acknowledgements……………………………………………………………………………………….. 7 ​ Executive Summary………………………………………………………………………………………. 8 ​ 1-Introduction…………………………………………………………………………………………….. 9 ​ 2-Background………………………………………………………………………………………… . 11 ​ ​ ​ 2.1 - A Brief of History of Nintendo Co., Ltd. Prior to the Release of the N64 in 1996:……………. 11 ​ 2.2 - The Console and its Competitors:………………………………………………………………. 16 ​ ​ Development of the Console……………………………………………………………………...16
    [Show full text]
  • 20 Years of Opengl
    20 Years of OpenGL Kurt Akeley © Copyright Khronos Group, 2010 - Page 1 So many deprecations! • Application-generated object names • Depth texture mode • Color index mode • Texture wrap mode • SL versions 1.10 and 1.20 • Texture borders • Begin / End primitive specification • Automatic mipmap generation • Edge flags • Fixed-function fragment processing • Client vertex arrays • Alpha test • Rectangles • Accumulation buffers • Current raster position • Pixel copying • Two-sided color selection • Auxiliary color buffers • Non-sprite points • Context framebuffer size queries • Wide lines and line stipple • Evaluators • Quad and polygon primitives • Selection and feedback modes • Separate polygon draw mode • Display lists • Polygon stipple • Hints • Pixel transfer modes and operation • Attribute stacks • Pixel drawing • Unified text string • Bitmaps • Token names and queries • Legacy pixel formats © Copyright Khronos Group, 2010 - Page 2 Technology and culture © Copyright Khronos Group, 2010 - Page 3 Technology © Copyright Khronos Group, 2010 - Page 4 OpenGL is an architecture Blaauw/Brooks OpenGL SGI Indy/Indigo/InfiniteReality Different IBM 360 30/40/50/65/75 NVIDIA GeForce, ATI implementations Amdahl Radeon, … Code runs equivalently on Top-level goal Compatibility all implementations Conformance tests, … It’s an architecture, whether Carefully planned, though Intentional design it was planned or not . mistakes were made Can vary amount of No feature subsetting Configuration resource (e.g., memory) Config attributes (e.g., FB) Not a formal
    [Show full text]
  • 3Dfx Oral History Panel Gordon Campbell, Scott Sellers, Ross Q. Smith, and Gary M. Tarolli
    3dfx Oral History Panel Gordon Campbell, Scott Sellers, Ross Q. Smith, and Gary M. Tarolli Interviewed by: Shayne Hodge Recorded: July 29, 2013 Mountain View, California CHM Reference number: X6887.2013 © 2013 Computer History Museum 3dfx Oral History Panel Shayne Hodge: OK. My name is Shayne Hodge. This is July 29, 2013 at the afternoon in the Computer History Museum. We have with us today the founders of 3dfx, a graphics company from the 1990s of considerable influence. From left to right on the camera-- I'll let you guys introduce yourselves. Gary Tarolli: I'm Gary Tarolli. Scott Sellers: I'm Scott Sellers. Ross Smith: Ross Smith. Gordon Campbell: And Gordon Campbell. Hodge: And so why don't each of you take about a minute or two and describe your lives roughly up to the point where you need to say 3dfx to continue describing them. Tarolli: All right. Where do you want us to start? Hodge: Birth. Tarolli: Birth. Oh, born in New York, grew up in rural New York. Had a pretty uneventful childhood, but excelled at math and science. So I went to school for math at RPI [Rensselaer Polytechnic Institute] in Troy, New York. And there is where I met my first computer, a good old IBM mainframe that we were just talking about before [this taping], with punch cards. So I wrote my first computer program there and sort of fell in love with computer. So I became a computer scientist really. So I took all their computer science courses, went on to Caltech for VLSI engineering, which is where I met some people that influenced my career life afterwards.
    [Show full text]
  • PACKET 7 BOOKSTORE 433 Lecture 5 Dr W IBM OVERVIEW
    “PROCESSORS” and multi-processors Excerpt from Hennessey Computer Architecture book; edits by JT Wunderlich PhD Plus Dr W’s IBM Research & Development: JT Wunderlich PhD “PROCESSORS” Excerpt from Hennessey Computer Architecture book; edits by JT Wunderlich PhD Historical Perspective and Further 7.14 Reading There is a tremendous amount of history in multiprocessors; in this section we divide our discussion by both time period and architecture. We start with the SIMD SIMD=SinGle approach and the Illiac IV. We then turn to a short discussion of some other early experimental multiprocessors and progress to a discussion of some of the great Instruction, debates in parallel processing. Next we discuss the historical roots of the present multiprocessors and conclude by discussing recent advances. Multiple Data SIMD Computers: Attractive Idea, Many Attempts, No Lasting Successes The cost of a general multiprocessor is, however, very high and further design options were considered which would decrease the cost without seriously degrading the power or efficiency of the system. The options consist of recentralizing one of the three major components. Centralizing the [control unit] gives rise to the basic organization of [an] . array processor such as the Illiac IV. Bouknight, et al.[1972] The SIMD model was one of the earliest models of parallel computing, dating back to the first large-scale multiprocessor, the Illiac IV. The key idea in that multiprocessor, as in more recent SIMD multiprocessors, is to have a single instruc- tion that operates on many data items at once, using many functional units (see Figure 7.14.1). Although successful in pushing several technologies that proved useful in later projects, it failed as a computer.
    [Show full text]
  • Online Sec 6.15.Indd
    6.155.9 Historical Perspective and Further Reading Th ere is a tremendous amount of history in multiprocessors; in this section we divide our discussion by both time period and architecture. We start with the SIMD approach and the Illiac IV. We then turn to a short discussion of some other early experimental multiprocessors and progress to a discussion of some of the great debates in parallel processing. Next we discuss the historical roots of the present multiprocessors and conclude by discussing recent advances. SIMD Computers: Attractive Idea, Many Attempts, No Lasting Successes Th e cost of a general multiprocessor is, however, very high and further design options were considered which would decrease the cost without seriously degrading the power or effi ciency of the system. Th e options consist of recentralizing one of the three major components. Centralizing the [control unit] gives rise to the basic organization of [an] . array processor such as the Illiac IV. Bouknight et al. [1972] Th e SIMD model was one of the earliest models of parallel computing, dating back to the fi rst large-scale multiprocessor, the Illiac IV. Th e key idea in that multiprocessor, as in more recent SIMD multiprocessors, is to have a single instruction that operates on many data items at once, using many functional units (see Figure 6.15.1). Although successful in pushing several technologies that proved useful in later projects, it failed as a computer. Costs escalated from the $8 million estimate in 1966 to $31 million by 1972, despite construction of only a quarter of the planned multiprocessor.
    [Show full text]
  • Quality Planning for Distributed Collaborative Multimedia Applications
    Quality Planning for Distributed Collab orative Multimedia Applications PhD Thesis Mark Claypool Advisor John Riedl University of Minnesota Computer Science Department September Acknowledgements There are many p eople who have help ed me in this work either directly by adding their work to mine or indirectly by giving me vision and supp ort However ab ove all there are two p eople who deserve my deep est gratitude Professor John Riedl and my wife Ka jal As my advisor John has contributed to all levels of this thesis from guidance on writing C co de and English grammar rules to exp erimental design and data analysis to a rich exciting vision of computer science research Most imp ortantly he has provided motivation to p ersevere through the slow dicult parts of research motivation to pursue research problems that make a dierence in the world and motivation to pursue a career as a professor myself I hop e to emulate much of Johns style when I advise my future graduate students Equally imp ortant Ka jal has b een a pillar of strength and supp ort She has b een understanding of the uctuations in the demands on the time of a graduate student She has b een patient through the many years she worked to supp ort us while I was still in school working on this thesis She has b een inspirational when I was down ab out progress or down ab out some exp eriment results And her technical knowledge has provided me with nudges in the right direction when my research lacked fo cus I hop e I can b e as supp ortive of her during her PhD quest as she was
    [Show full text]
  • Nineteenth Status Report on Implementation
    WORLD METEOROLOGICAL ORGANIZATION WORLD WEATHER WATCH NINETEENTH STATUS REPORT ON IMPLEMENTATION 1999 WMO-No. 894 Secretariat of the World Meteorological Organization - Geneva - Switzerland WORLD METEOROLOGICAL ORGANIZATION WORLD WEATHER WATCH NINETEENTH STATUS REPORT ON IMPLEMENTATION 1999 WMO-No.894 Secretariat of the World Meteorological Organization- Geneva- Switzerland © 1999, World Meteorological Organization ISBN 92- 63- 10894- 3 NOTE The designations employed and the presentation of material in this publication do not imply the expression of any opinion whatsoever on the part of the Secretariat of the World Meteorological Organizati on concerning the legal status of any country, terri tory, city or area, of its authorities, or concern ing the delimitation of its frontiers or boundaries. FOREWORD The World Weather Watch (WWW) Programme of the World Meteorological Organization (WMO) was adopted in 1963 by the Fourth World Meteorological Congress. Since then it has grown to be fundamental for all WMO and other related programmes as regards the provision of basic meteorological data and products, telecommunication services and the management thereof. In continuing to attribute the highest priority to the furtherance and implementation of WWW, Twelfth Congress in Resolution 2 urged all Members of the Organization to cooperate actively and enthusiastically in the implementation of the WWW. This publication is the 19th in a series of biannual reports on the status of implementation of WWW. It was mainly designed to inform the senior management of the national Meteorological and Hydrological Services (NMHSs), but also interested academia and the private sector of the operational status of WWW. It provides information concerning the structure, status and trends of the implementation, as well as performance of the core components of WWW, notably the Global Observing System (GOS), the Global Telecommunication System (GTS) and the Global Data-processing System (GDPS).
    [Show full text]
  • AVS on UNIX WORKSTATIONS INSTALLATION/ RELEASE NOTES
    _________ ____ AVS on UNIX WORKSTATIONS INSTALLATION/ RELEASE NOTES ____________ Release 5.5 Final (50.86 / 50.88) November, 1999 Advanced Visual Systems Inc.________ Part Number: 330-0120-02 Rev L NOTICE This document, and the software and other products described or referenced in it, are con®dential and proprietary products of Advanced Visual Systems Inc. or its licensors. They are provided under, and are subject to, the terms and conditions of a written license agreement between Advanced Visual Systems and its customer, and may not be transferred, disclosed or otherwise provided to third parties, unless oth- erwise permitted by that agreement. NO REPRESENTATION OR OTHER AFFIRMATION OF FACT CONTAINED IN THIS DOCUMENT, INCLUDING WITHOUT LIMITATION STATEMENTS REGARDING CAPACITY, PERFORMANCE, OR SUI- TABILITY FOR USE OF SOFTWARE DESCRIBED HEREIN, SHALL BE DEEMED TO BE A WARRANTY BY ADVANCED VISUAL SYSTEMS FOR ANY PURPOSE OR GIVE RISE TO ANY LIABILITY OF ADVANCED VISUAL SYSTEMS WHATSOEVER. ADVANCED VISUAL SYSTEMS MAKES NO WAR- RANTY OF ANY KIND IN OR WITH REGARD TO THIS DOCUMENT, INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PUR- POSE. ADVANCED VISUAL SYSTEMS SHALL NOT BE RESPONSIBLE FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT AND SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMI- TATION INCIDENTAL, INDIRECT, SPECIAL OR CONSEQUENTIAL DAMAGES, ARISING OUT OF OR RELATED TO THIS DOCUMENT OR THE INFORMATION CONTAINED IN IT, EVEN IF ADVANCED VISUAL SYSTEMS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. The speci®cations and other information contained in this document for some purposes may not be com- plete, current or correct, and are subject to change without notice.
    [Show full text]
  • Chris Trendall
    Chris Trendall A thesis submitted in conformity with the requirements for the degree of Master of Science Graduate Department of Computer Science University of Toronto Copyright @ 2000 by Chris Trendall National Library Bibliotheque nationale 191 ,cana, du Canada Acquisitions and Acquisitions et Bibtiographic Services services bibliographiques 395 Wellington Street 395. rue Wdlingtm OttawaON KlAW OitewaON K1AW CaMda Canada The author has granted a non- L'auteur a accordé une licence non exclusive Licence allowing the exclusive permettant à la National Library of Canada to Bibliothèque nationale du Canada de reproduce, loan, dismbute or seii reproduire, prêter, distribuer ou copies of this thesis in microfonn, vendre des copies de cette thèse sous paper or electronic formats. la forme de microfiche/nlm, de reproduction sur papier ou sur format électronique. The author retains ownership of the L'auteur conserve la propriété du copyright in this thesis. Neither the droit d'auteur qui protège cette thèse. thesis nor substantial extracts fkom it Ni la thèse ni des extraits substantiels may be printed or otherwise de celle-ci ne doivent être imprimés reproduced without the author's ou autrement reproduits sans son permission. autorisation. Abstract Ray Tracing Refraction in Hardware Chris Trendall Master of Science Graduate Department of Computer Science University of Toronto 2000 Graphics hardware has begun to e-xhibit more general mathematical functionality, sug- gesting that a wider range of mathematical operations can be implemented in hardware. In order to explore what can and cannot be implemented in current hardware and to study necessary hardware functionality for even more general calculations, single inter- action ray - tracing is studied.
    [Show full text]
  • Hive: Fault Containment for Shared-Memory Multiprocessors
    Hive: Fault Containment for Shared-Memory Multiprocessors John Chapin, Mendel Rosenblum, Scott Devine, Tirthankar Lahiri, Dan Teodosiu, and Anoop Gupta Computer Systems Laboratory Stanford University, Stanford CA 94305 htkp: //www-flash. skanforcl. edu Abstract In this paper we describe Hive, an operahng system designed for large-scale shared-memory multiprocessors. Hive is Reliability and scalability are major concerns when designing fundamentally different from previous monolithic and microkernel operating systems for large-scale shared-memory multiprocessors. SMP OS implementations: it IS structured as an internal distributed In this paper we describe Hive, an operating system with a novel system of independent kernels called ce/ls. This multicellular kernel architecture that addresses these issues Hive is structured kernel architecture has two main advantages: as an internal distributed system of independent kernels called ● Re[mbiltry: In SMP OS implementations, any significant cells. This improves reliabihty because a hardwme or software hardware or software fault causes the entire system to crash. fault damages only one cell rather than the whole system, and For large-scale machines this can result in an unacceptably low improves scalability because few kernel resources are shared by mean time to failure. In Hive, only the cell where the fault processes running on different cells. The Hive prototype is a occurred crashes, so only the processes using the resources of complete implementation of UNIX SVR4 and is targeted to run on that cell are affected. This is especially beneficial for compute the Stanford FLASH multiprocessor. server workloads where there are multiple independent This paper focuses on Hive’s solutlon to the following key processes.
    [Show full text]