DOCSLIB.ORG

Realtime Computer Graphics on Gpus Introduction

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Realtime Computer Graphics on Gpus Introduction Real-time Algorithms Programmable Pipeline History Summary Realtime Computer Graphics on GPUs Introduction Jan Kolomazn´ık Department of Software and Computer Science Education Faculty of Mathematics and Physics Charles University in Prague March 3, 2021 1 / 55 Real-time Algorithms Programmable Pipeline History Summary Real-time Algorithms 2 / 55 Real-time Algorithms Programmable Pipeline History Summary REAL-TIME ALGORITHMS I Time Constrains: I Hard limit I Soft limit I CG examples: I Video frame rate I Cinema – 24 Hz I TV – 25 (50) Hz, 30 (60) Hz I Video games – 30–60 Hz I Virtual reality – frame rate doubled I Haptic rendering – 1 kHz 3 / 55 Real-time Algorithms Programmable Pipeline History Summary REAL-TIME ALGORITHMS I Time Constrains: I Hard limit I Soft limit I CG examples: I Video frame rate I Cinema – 24 Hz I TV – 25 (50) Hz, 30 (60) Hz I Video games – 30–60 Hz I Virtual reality – frame rate doubled I Haptic rendering – 1 kHz 4 / 55 Real-time Algorithms Programmable Pipeline History Summary REAL-TIME ALGORITHMS I Time Constrains: I Hard limit I Soft limit I CG examples: I Video frame rate I Cinema – 24 Hz I TV – 25 (50) Hz, 30 (60) Hz I Video games – 30–60 Hz I Virtual reality – frame rate doubled I Haptic rendering – 1 kHz 5 / 55 Real-time Algorithms Programmable Pipeline History Summary REAL-TIME ALGORITHMS I Time Constrains: I Hard limit I Soft limit I CG examples: I Video frame rate I Cinema – 24 Hz I TV – 25 (50) Hz, 30 (60) Hz I Video games – 30–60 Hz I Virtual reality – frame rate doubled I Haptic rendering – 1 kHz 6 / 55 Real-time Algorithms Programmable Pipeline History Summary REAL-TIME ALGORITHMS I Time Constrains: I Hard limit I Soft limit I CG examples: I Video frame rate I Cinema – 24 Hz I TV – 25 (50) Hz, 30 (60) Hz I Video games – 30–60 Hz I Virtual reality – frame rate doubled I Haptic rendering – 1 kHz 7 / 55 Real-time Algorithms Programmable Pipeline History Summary HOW TO ACHIEVE SPEED I Optimal algorithm (time complexity ?) I Approximations vs. precision requirements I Tuning for specific hardware I Specialized tools for hot spots – GPUs 8 / 55 Real-time Algorithms Programmable Pipeline History Summary HOW TO ACHIEVE SPEED I Optimal algorithm (time complexity ?) I Approximations vs. precision requirements I Tuning for specific hardware I Specialized tools for hot spots – GPUs 9 / 55 Real-time Algorithms Programmable Pipeline History Summary HOW TO ACHIEVE SPEED I Optimal algorithm (time complexity ?) I Approximations vs. precision requirements I Tuning for specific hardware I Specialized tools for hot spots – GPUs 10 / 55 Real-time Algorithms Programmable Pipeline History Summary HOW TO ACHIEVE SPEED I Optimal algorithm (time complexity ?) I Approximations vs. precision requirements I Tuning for specific hardware I Specialized tools for hot spots – GPUs 11 / 55 Real-time Algorithms Programmable Pipeline History Summary WHY GPU? 12 / 55 Real-time Algorithms Programmable Pipeline History Summary Programmable Pipeline 13 / 55 Real-time Algorithms Programmable Pipeline History Summary PROGRAMMABLE PIPELINE Scene Description API I Boundary representation – vertices, edges, faces I Comunication (draw schedule, data transfers): App Primitive Processing VBOs $ GPU driver $ GPU Vertex Shader I Prepare inputs for the shader processing I Transform vertices into clip space Primitive Assembly ([x; y; z] 2 (−1; 1)3), bundle attributes (colors, normals) for further processing Rasterizer I Prepare primives for rasterization Early Depth Test I Process primitives from clip space, rasterize into screen space – generate fragments Fragment Shader I Custom fragment processing – lighting, texturing, . Per-Fragment Ops I Depth (Z-buffer) and stencil tests, color blending Framebuffer I Output image, Z-buffer, stencil buffer, double buffering, rendering to texture screen I Output on screen 14 / 55 Real-time Algorithms Programmable Pipeline History Summary PROGRAMMABLE PIPELINE Scene Description API I Boundary representation – vertices, edges, faces I Comunication (draw schedule, data transfers): App Primitive Processing VBOs $ GPU driver $ GPU Vertex Shader I Prepare inputs for the shader processing I Transform vertices into clip space Primitive Assembly ([x; y; z] 2 (−1; 1)3), bundle attributes (colors, normals) for further processing Rasterizer I Prepare primives for rasterization Early Depth Test I Process primitives from clip space, rasterize into screen space – generate fragments Fragment Shader I Custom fragment processing – lighting, texturing, . Per-Fragment Ops I Depth (Z-buffer) and stencil tests, color blending Framebuffer I Output image, Z-buffer, stencil buffer, double buffering, rendering to texture screen I Output on screen 15 / 55 Real-time Algorithms Programmable Pipeline History Summary PROGRAMMABLE PIPELINE Scene Description API I Boundary representation – vertices, edges, faces I Comunication (draw schedule, data transfers): App Primitive Processing VBOs $ GPU driver $ GPU Vertex Shader I Prepare inputs for the shader processing I Transform vertices into clip space Primitive Assembly ([x; y; z] 2 (−1; 1)3), bundle attributes (colors, normals) for further processing Rasterizer I Prepare primives for rasterization Early Depth Test I Process primitives from clip space, rasterize into screen space – generate fragments Fragment Shader I Custom fragment processing – lighting, texturing, . Per-Fragment Ops I Depth (Z-buffer) and stencil tests, color blending Framebuffer I Output image, Z-buffer, stencil buffer, double buffering, rendering to texture screen I Output on screen 16 / 55 Real-time Algorithms Programmable Pipeline History Summary PROGRAMMABLE PIPELINE Scene Description API I Boundary representation – vertices, edges, faces I Comunication (draw schedule, data transfers): App Primitive Processing VBOs $ GPU driver $ GPU Vertex Shader I Prepare inputs for the shader processing I Transform vertices into clip space Primitive Assembly ([x; y; z] 2 (−1; 1)3), bundle attributes (colors, normals) for further processing Rasterizer I Prepare primives for rasterization Early Depth Test I Process primitives from clip space, rasterize into screen space – generate fragments Fragment Shader I Custom fragment processing – lighting, texturing, . Per-Fragment Ops I Depth (Z-buffer) and stencil tests, color blending Framebuffer I Output image, Z-buffer, stencil buffer, double buffering, rendering to texture screen I Output on screen 17 / 55 Real-time Algorithms Programmable Pipeline History Summary PROGRAMMABLE PIPELINE Scene Description API I Boundary representation – vertices, edges, faces I Comunication (draw schedule, data transfers): App Primitive Processing VBOs $ GPU driver $ GPU Vertex Shader I Prepare inputs for the shader processing I Transform vertices into clip space Primitive Assembly ([x; y; z] 2 (−1; 1)3), bundle attributes (colors, normals) for further processing Rasterizer I Prepare primives for rasterization Early Depth Test I Process primitives from clip space, rasterize into screen space – generate fragments Fragment Shader I Custom fragment processing – lighting, texturing, . Per-Fragment Ops I Depth (Z-buffer) and stencil tests, color blending Framebuffer I Output image, Z-buffer, stencil buffer, double buffering, rendering to texture screen I Output on screen 18 / 55 Real-time Algorithms Programmable Pipeline History Summary PROGRAMMABLE PIPELINE Scene Description API I Boundary representation – vertices, edges, faces I Comunication (draw schedule, data transfers): App Primitive Processing VBOs $ GPU driver $ GPU Vertex Shader I Prepare inputs for the shader processing I Transform vertices into clip space Primitive Assembly ([x; y; z] 2 (−1; 1)3), bundle attributes (colors, normals) for further processing Rasterizer I Prepare primives for rasterization Early Depth Test I Process primitives from clip space, rasterize into screen space – generate fragments Fragment Shader I Custom fragment processing – lighting, texturing, . Per-Fragment Ops I Depth (Z-buffer) and stencil tests, color blending Framebuffer I Output image, Z-buffer, stencil buffer, double buffering, rendering to texture screen I Output on screen 19 / 55 Real-time Algorithms Programmable Pipeline History Summary PROGRAMMABLE PIPELINE Scene Description API I Boundary representation – vertices, edges, faces I Comunication (draw schedule, data transfers): App Primitive Processing VBOs $ GPU driver $ GPU Vertex Shader I Prepare inputs for the shader processing I Transform vertices into clip space Primitive Assembly ([x; y; z] 2 (−1; 1)3), bundle attributes (colors, normals) for further processing Rasterizer I Prepare primives for rasterization Early Depth Test I Process primitives from clip space, rasterize into screen space – generate fragments Fragment Shader I Custom fragment processing – lighting, texturing, . Per-Fragment Ops I Depth (Z-buffer) and stencil tests, color blending Framebuffer I Output image, Z-buffer, stencil buffer, double buffering, rendering to texture screen I Output on screen 20 / 55 Real-time Algorithms Programmable Pipeline History Summary PROGRAMMABLE PIPELINE Scene Description API I Boundary representation – vertices, edges, faces I Comunication (draw schedule, data transfers): App Primitive Processing VBOs $ GPU driver $ GPU Vertex Shader I Prepare inputs for the shader processing I Transform vertices into clip space Primitive Assembly ([x; y; z] 2 (−1; 1)3), bundle attributes (colors, normals) for further processing Rasterizer I Prepare primives for rasterization Early Depth Test I Process primitives from
Load more

Recommended publications
  • Master Thesis
    Faculty of Computer Science and Management Field of study: COMPUTER SCIENCE Specialty: Information Systems Design Master Thesis Multithreaded game engine architecture Adrian Szczerbiński keywords: game engine multithreading DirectX 12 short summary: Project, implementation and research of a multithreaded 3D game engine architecture using DirectX 12. The goal is to create a layered architecture, parallelize it and compare the results in order to state the usefulness of multithreading in game engines. Supervisor ...................................................... ............................ ……………………. Title/ degree/ name and surname grade signature The final evaluation of the thesis Przewodniczący Komisji egzaminu ...................................................... ............................ ……………………. dyplomowego Title/ degree/ name and surname grade signature For the purposes of archival thesis qualified to: * a) Category A (perpetual files) b) Category BE 50 (subject to expertise after 50 years) * Delete as appropriate stamp of the faculty Wrocław 2019 1 Streszczenie W dzisiejszych czasach, gdy społeczność graczy staje się coraz większa i stawia coraz większe wymagania, jak lepsza grafika, czy ogólnie wydajność gry, pojawia się potrzeba szybszych i lepszych silników gier, ponieważ większość z obecnych jest albo stara, albo korzysta ze starych rozwiązań. Wielowątkowość jest postrzegana jako trudne zadanie do wdrożenia i nie jest w pełni rozwinięta. Programiści często unikają jej, ponieważ do prawidłowego wdrożenia wymaga wiele pracy. Według mnie wynikający z tego wzrost wydajności jest warty tych kosztów. Ponieważ nie ma wielu silników gier, które w pełni wykorzystują wielowątkowość, celem tej pracy jest zaprojektowanie i zaproponowanie wielowątkowej architektury silnika gry 3D, a także przedstawienie głównych systemów używanych do stworzenia takiego silnika gry 3D. Praca skupia się na technologii i architekturze silnika gry i jego podsystemach wraz ze strukturami danych i algorytmami wykorzystywanymi do ich stworzenia.
    [Show full text]
  • Opengl Distilled / Paul Martz
    Page left blank intently OpenGL® Distilled By Paul Martz ............................................... Publisher: Addison Wesley Professional Pub Date: February 27, 2006 Print ISBN-10: 0-321-33679-8 Print ISBN-13: 978-0-321-33679-8 Pages: 304 Table of Contents | Inde OpenGL opens the door to the world of high-quality, high-performance 3D computer graphics. The preferred application programming interface for developing 3D applications, OpenGL is widely used in video game development, visuali,ation and simulation, CAD, virtual reality, modeling, and computer-generated animation. OpenGL® Distilled provides the fundamental information you need to start programming 3D graphics, from setting up an OpenGL development environment to creating realistic te tures and shadows. .ritten in an engaging, easy-to-follow style, this boo/ ma/es it easy to find the information you0re loo/ing for. 1ou0ll quic/ly learn the essential and most-often-used features of OpenGL 2.0, along with the best coding practices and troubleshooting tips. Topics include Drawing and rendering geometric data such as points, lines, and polygons Controlling color and lighting to create elegant graphics Creating and orienting views Increasing image realism with te ture mapping and shadows Improving rendering performance Preserving graphics integrity across platforms A companion .eb site includes complete source code e amples, color versions of special effects described in the boo/, and additional resources. Page left blank intently Table of contents: Chapter 6. Texture Mapping Copyright ............................................................... 4 Section 6.1. Using Texture Maps ........................... 138 Foreword ............................................................... 6 Section 6.2. Lighting and Shadows with Texture .. 155 Preface ................................................................... 7 Section 6.3. Debugging .......................................... 169 About the Book ....................................................
    [Show full text]
  • Preparing for an Installation of a 33 to 256 Processor System HR-04122-0B Origin ™ Systems Last Modified: August 1999
    Preparing for an Installation of a 33 to 256 Processor System HR-04122-0B Origin ™ Systems Last Modified: August 1999 Record of Revision . 4 Overview . 5 System Components and Configurations . 6 Equipment Separation Limits . 8 Site Requirements . 10 Planning Your Access Route . 10 Environmental Requirements . 14 Facility Power Requirements . 15 Remote Support . 20 Network Connections . 20 Raised-floor Installations . 21 Securing the Cabinets . 25 Physical Specifications . 28 Origin 2000 Systems . 34 Onyx2 InfiniteReality2 Systems . 38 Onyx2 InfiniteReality2 Rack System . 38 Onyx2 InfiniteReality Multirack Systems . 38 Onyx2 InfiniteReality2 Multirack System Layout Options . 41 SCSI RAID Rack . 42 Origin Fibre Channel Rack . 43 O2 Workstation . 44 Site Planning Checklist . 46 Summary . 48 HR-04122-0B SGI Proprietary 1 Preparing for an Installation Figures Figure 1. Origin 2000 128- and 256-Processor Multirack Systems: Standard and Optional Floor Layouts Placed on 24 in. x 24 in. Floor Panels . 7 Figure 2. Distance between Racks (Standard Layout) . 8 Figure 3. Separation Limits . 9 Figure 4. Origin 2000 Rack, Onyx2 InfiniteReality2 Rack, and MetaRouter Shipping Configuration . 11 Figure 5. SCSI RAID Rack Shipping Configuration . 12 Figure 6. Origin Fibre Channel Rack Shipping Configuration . 13 Figure 7. Origin 2000 Rack and Onyx2 InfiniteReality2 Rack Floor Cutout 22 Figure 8. MetaRouter Floor Cutout . 23 Figure 9. SCSI RAID Rack Floor Cutout . 24 Figure 10. Origin Fibre Channel Rack Floor Cutout . 24 Figure 11. Securing the Origin 2000 Rack and Onyx2 Rack . 25 Figure 12. Securing the MetaRouter . 26 Figure 13. Securing the Origin Fibre Channel Rack . 27 Figure 14. Origin 2000 Rack . 35 Figure 15. MetaRouter . 36 Figure 16.
    [Show full text]
  • Driver Riva Tnt2 64
    Driver riva tnt2 64 click here to download The following products are supported by the drivers: TNT2 TNT2 Pro TNT2 Ultra TNT2 Model 64 (M64) TNT2 Model 64 (M64) Pro Vanta Vanta LT GeForce. The NVIDIA TNT2™ was the first chipset to offer a bit frame buffer for better quality visuals at higher resolutions, bit color for TNT2 M64 Memory Speed. NVIDIA no longer provides hardware or software support for the NVIDIA Riva TNT GPU. The last Forceware unified display driver which. version now. NVIDIA RIVA TNT2 Model 64/Model 64 Pro is the first family of high performance. Drivers > Video & Graphic Cards. Feedback. NVIDIA RIVA TNT2 Model 64/Model 64 Pro: The first chipset to offer a bit frame buffer for better quality visuals Subcategory, Video Drivers. Update your computer's drivers using DriverMax, the free driver update tool - Display Adapters - NVIDIA - NVIDIA RIVA TNT2 Model 64/Model 64 Pro Computer. (In Windows 7 RC1 there was the build in TNT2 drivers). http://kemovitra. www.doorway.ru Use the links on this page to download the latest version of NVIDIA RIVA TNT2 Model 64/Model 64 Pro (Microsoft Corporation) drivers. All drivers available for. NVIDIA RIVA TNT2 Model 64/Model 64 Pro - Driver Download. Updating your drivers with Driver Alert can help your computer in a number of ways. From adding. Nvidia RIVA TNT2 M64 specs and specifications. Price comparisons for the Nvidia RIVA TNT2 M64 and also where to download RIVA TNT2 M64 drivers. Windows 7 and Windows Vista both fail to recognize the Nvidia Riva TNT2 ( Model64/Model 64 Pro) which means you are restricted to a low.
    [Show full text]
  • Overview of the SPEC Benchmarks
    9 Overview of the SPEC Benchmarks Kaivalya M. Dixit IBM Corporation “The reputation of current benchmarketing claims regarding system performance is on par with the promises made by politicians during elections.” Standard Performance Evaluation Corporation (SPEC) was founded in October, 1988, by Apollo, Hewlett-Packard,MIPS Computer Systems and SUN Microsystems in cooperation with E. E. Times. SPEC is a nonprofit consortium of 22 major computer vendors whose common goals are “to provide the industry with a realistic yardstick to measure the performance of advanced computer systems” and to educate consumers about the performance of vendors’ products. SPEC creates, maintains, distributes, and endorses a standardized set of application-oriented programs to be used as benchmarks. 489 490 CHAPTER 9 Overview of the SPEC Benchmarks 9.1 Historical Perspective Traditional benchmarks have failed to characterize the system performance of modern computer systems. Some of those benchmarks measure component-level performance, and some of the measurements are routinely published as system performance. Historically, vendors have characterized the performances of their systems in a variety of confusing metrics. In part, the confusion is due to a lack of credible performance information, agreement, and leadership among competing vendors. Many vendors characterize system performance in millions of instructions per second (MIPS) and millions of floating-point operations per second (MFLOPS). All instructions, however, are not equal. Since CISC machine instructions usually accomplish a lot more than those of RISC machines, comparing the instructions of a CISC machine and a RISC machine is similar to comparing Latin and Greek. 9.1.1 Simple CPU Benchmarks Truth in benchmarking is an oxymoron because vendors use benchmarks for marketing purposes.
    [Show full text]
  • Chapter 3 CSE Implementation Issues
    UvA-DARE (Digital Academic Repository) Studies in Interactive Visualization van Liere, R. Publication date 2001 Link to publication Citation for published version (APA): van Liere, R. (2001). Studies in Interactive Visualization. General rights It is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), other than for strictly personal, individual use, unless the work is under an open content license (like Creative Commons). Disclaimer/Complaints regulations If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible and/or remove it from the website. Please Ask the Library: https://uba.uva.nl/en/contact, or a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands. You will be contacted as soon as possible. UvA-DARE is a service provided by the library of the University of Amsterdam (https://dare.uva.nl) Download date:25 Sep 2021 Chapter 3 CSE Implementation Issues An overview of the CSE architecture was presented in Chapter 2. In this chapter a more in-depth discussion on the technical issues related to the design and implementation is given. 3.1 Design 3.1.1 Data Storage and Mappings A variable managed by the blackboard consists of a name, type, value, dimensions, and user defined attributes. Data is stored in the blackboard as an n-dimensional array (where n is0, 1, 2,...) containing elements of the same scalar type (e.g., 8-bit character, 32-bit integer).
    [Show full text]
  • Visualisation of Dual Doppler Lidar Data
    Copy: of 23 Improved Air Quality Forecasting Invest to Save Report ISB52-08 Visualisation of Dual Doppler Lidar data By S Siemen and AR Holt University of Essex 6th November 2003 QinetiQ Copyright 2003 Authorisation Prepared by Dr RI Young Title Visualisation of Dual Doppler Lidar data Signature Date Location QinetiQ Malvern Principal authors Dr S Siemen Appointment Senior Research Officer, Dept. Of Mathematical Sciences University of Essex Principal authors Prof AR Holt Appointment Professor, Dept. Of Mathematical Sciences Location University of Essex 2 Record of changes Issue Date Detail of Changes 0.10 23/09/2003 Draft release for partner comments 1.00 06/11/2003 First Release 3 ABSTRACT This report ISB52-08 was produced under Project 52 of the Invest to Save Scheme, or ISB. The objective of this project is to improve the ability of air quality forecasts and thus impact on the quality of life in and around urban areas. As part of the project, the Propagation and Remote Sensing Research Laboratory at the University of Essex undertook a study to determine how the measured lidar data and the retrieved products can be best visualised. For this purpose a software suite, called DAViS, was developed, which could load lidar data and then visualise it by two-dimensional plots and on an interactive three-dimensional display. The software also allows interactive processing and display in real-time. The report describes the DAViS software and how it can be used to visualise Lidar data and retrieved products. Examples of the visualisation produced by DAViS are also included.
    [Show full text]
  • Video Game Archive: Nintendo 64
    Video Game Archive: Nintendo 64 An Interactive Qualifying Project submitted to the Faculty of WORCESTER POLYTECHNIC INSTITUTE in partial fulfilment of the requirements for the degree of Bachelor of Science by James R. McAleese Janelle Knight Edward Matava Matthew Hurlbut-Coke Date: 22nd March 2021 Report Submitted to: Professor Dean O’Donnell Worcester Polytechnic Institute This report represents work of one or more WPI undergraduate students submitted to the faculty as evidence of a degree requirement. WPI routinely publishes these reports on its web site without editorial or peer review. Abstract This project was an attempt to expand and document the Gordon Library’s Video Game Archive more specifically, the Nintendo 64 (N64) collection. We made the N64 and related accessories and games more accessible to the WPI community and created an exhibition on The History of 3D Games and Twitch Plays Paper Mario, featuring the N64. 2 Table of Contents Abstract…………………………………………………………………………………………………… 2 ​ Table of Contents…………………………………………………………………………………………. 3 ​ Table of Figures……………………………………………………………………………………………5 ​ Acknowledgements……………………………………………………………………………………….. 7 ​ Executive Summary………………………………………………………………………………………. 8 ​ 1-Introduction…………………………………………………………………………………………….. 9 ​ 2-Background………………………………………………………………………………………… . 11 ​ ​ ​ 2.1 - A Brief of History of Nintendo Co., Ltd. Prior to the Release of the N64 in 1996:……………. 11 ​ 2.2 - The Console and its Competitors:………………………………………………………………. 16 ​ ​ Development of the Console……………………………………………………………………...16
    [Show full text]
  • Deconstructing Hardware Usage for General Purpose Computation on Gpus
    Deconstructing Hardware Usage for General Purpose Computation on GPUs Budyanto Himawan Manish Vachharajani Dept. of Computer Science Dept. of Electrical and Computer Engineering University of Colorado University of Colorado Boulder, CO 80309 Boulder, CO 80309 E-mail: {Budyanto.Himawan,manishv}@colorado.edu Abstract performance, in 2001, NVidia revolutionized the GPU by making it highly programmable [3]. Since then, the programmability of The high-programmability and numerous compute resources GPUs has steadily increased, although they are still not fully gen- on Graphics Processing Units (GPUs) have allowed researchers eral purpose. Since this time, there has been much research and ef- to dramatically accelerate many non-graphics applications. This fort in porting both graphics and non-graphics applications to use initial success has generated great interest in mapping applica- the parallelism inherent in GPUs. Much of this work has focused tions to GPUs. Accordingly, several works have focused on help- on presenting application developers with information on how to ing application developers rewrite their application kernels for the perform the non-trivial mapping of general purpose concepts to explicitly parallel but restricted GPU programming model. How- GPU hardware so that there is a good fit between the algorithm ever, there has been far less work that examines how these appli- and the GPU pipeline. cations actually utilize the underlying hardware. Less attention has been given to deconstructing how these gen- This paper focuses on deconstructing how General Purpose ap- eral purpose application use the graphics hardware itself. Nor has plications on GPUs (GPGPU applications) utilize the underlying much attention been given to examining how GPUs (or GPU-like GPU pipeline.
    [Show full text]
  • SGI® Octane III®
    Making ® ® Supercomputing SGI Octane III Personal™ KEY FEATURES Supercomputing Gets Personal Octane III takes high-performance computing out Office Ready of the data center and puts it at the deskside. It A pedestal, one foot by two combines the immense power and performance broad HPC application support and arrives ready foot form factor and capabilities of a high-performance cluster with the for immediate integration for a smooth out-of-the- quiet operation portability and usability of a workstation to enable box experience. a new era of personal innovation in strategic science, research, development and visualization. Octane III allows a wide variety of single and High Performance dual-socket node choices and a wide selection of Up to 120 high- In contrast with standard dual-processor performance, storage, integrated networking, and performance cores and workstations with only eight cores and moderate graphics and compute GPU options. The system nearly 2TB of memory memory capacity, the superior design of is available as an up to ten node deskside cluster Broad HPC Application Octane III permits up to 120 high-performance configuration or dual-node graphics workstation Support cores and nearly 2TB of memory. Octane III configurations. Accelerated time-to-results significantly accelerates time-to-results for over with support for over 50 50 HPC applications and supports the latest Supported operating systems include: ® ® ® HPC applications Intel processors to capitalize on greater levels SUSE Linux Enterprise Server and Red Hat of performance, flexibility and scalability. Pre- Enterprise Linux. All configurations are available configured with system software, cluster set up is with pre-loaded SGI® Performance Suite system Ease of Use a breeze.
    [Show full text]
  • 10º Encontro Português De Computação Gráfica
    Actas do 10º Encontro Português de Computação Gráfica 1 – 3 de Outubro 2001 Lisboa – Portugal Patrocinadores de Honra Patrocinadores Organização 10º Encontro Português de Computação Gráfica 1-3 de Outubro 2001 PREFÁCIO A investigação, o desenvolvimento e o ensino na área da Computação Gráfica constituem, em Portugal, uma realidade positiva e de largas tradições. O Encontro Português de Computação Gráfica (EPCG), realizado no âmbito das actividades do Grupo Português de Computação Gráfica (GPCG), tem permitido reunir regularmente, desde o 1º EPCG realizado também em Lisboa, mas no já longínquo mês de Julho de 1988, todos os que trabalham nesta área abrangente e com inúmeras aplicações. Pela primeira vez no historial destes Encontros, o 10º EPCG foi organizado em ligação estreita com as comunidades do Processamento de Imagem e da Visão por Computador, através da Associação Portuguesa de Reconhecimento de Padrões (APRP), salientando-se, assim, a acrescida colaboração, e a convergência, entre essas duas áreas e a Computação Gráfica. Tal como nos Encontros anteriores, o programa está estruturado ao longo de três dias, sendo desta vez o primeiro dia dedicado a seminários por conferencistas convidados e os dois últimos à apresentação de comunicações e de "posters", decorrendo em simultâneo o Concurso para Jovens Investigadores, uma Exibição Comercial e, pela primeira vez, um Atelier Digital. Como novidade essencialmente dedicada aos jovens, realiza-se ainda em paralelo com o Encontro um torneio de jogos de computador. Em resposta ao apelo às comunicações para este 10º EPCG foram submetidos 38 trabalhos, na sua maioria de grande qualidade, tendo sido seleccionadas pela Comissão de Programa, após um cuidadoso processo de avaliação, apenas 19 comunicações; aos autores de 14 dos restantes trabalhos, considerados suficientemente promissores, foi sugerida a sua reformulação e uma nova submissão como "posters".
    [Show full text]
  • OCTANE Technical Report
    OCTANE Technical Report Silicon Graphics, Inc. ANY DUPLICATION, MODIFICATION, DISTRIBUTION, PUBLIC PERFORMANCE, OR PUBLIC DISPLAY OF THIS DOCUMENT WITHOUT THE EXPRESS WRITTEN CONSENT OF SILICON GRAPHICS, INC. IS STRICTLY PROHIBITED. THE RECEIPT OR POSSESSION OF THIS DOCUMENT DOES NOT CONVEY ANY RIGHTS TO REPRODUCE, DISCLOSE OR DISTRIBUTE ITS CONTENTS, OR TO MANUFACTURE, USE, OR SELL ANYTHING THAT IT MAY DESCRIBE, IN WHOLE OR IN PART. Cop VED Table of Contents Section 1 Introduction .....................................................................................................1-1 1.1 Manufacturing.............................................................................................................. 1-3 1.1.1 Industrial Design .....................................................................................1-3 1.1.2 CAD/CAM Solid Modeling ....................................................................1-4 1.1.3 Analysis...................................................................................................1-5 1.1.4 Digital Prototyping..................................................................................1-6 1.2 Entertainment............................................................................................................... 1-8 1.2.1 3D Animation..........................................................................................1-8 1.2.2 Film/Video/Audio ...................................................................................1-9 1.2.3 Publishing..............................................................................................1-10
    [Show full text]