DOCSLIB.ORG

Finfet History, Fundamentals and Future

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Finfet History, Fundamentals and Future FinFET History, Fundamentals and Future Tsu‐Jae King Liu Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720‐1770 USA June 11, 2012 2012 Symposium on VLSI Technology Short Course Impact of Moore’s Law Transistor Scaling Higher Performance, Investment Lower Cost Market Growth # DEVICES (MM) CMOS generation: 1 um • • 180 nm •• 32 nm YEAR Source: ITU, Mark Lipacis, Morgan Stanley Research http://www.morganstanley.com/institutional/techresearch/pdfs/2SETUP_12142009_RI.pdf 2 1996: The Call from DARPA • 0.25 m CMOS technology was state‐of‐the‐art • DARPA Advanced Microelectronics (AME) Program Broad Agency Announcement for 25 nm CMOS technology 1998 International Technology Roadmap for Semiconductors (ITRS) 1999 2002 2005 2008 2011 2014 2017 2020 Technology Node 180 130 100 70 50 35 25 18 nm nm nm nm nm nm nm nm Gate Oxide 1.9‐2.5 1.5‐1.9 1.0‐1.5 0.8‐1.2 0.6‐0.8 0.5‐0.6 Thickness, TOX (nm) Solutions No known Drive Current, IDSAT being pursued solutions End of Roadmap UC‐Berkeley project “Novel Fabrication, Device Structures, and Physics of 25 nm FETs for Terabit‐Scale Electronics” • June 1997 through July 2001 3 MOSFET Fundamentals Metal Oxide Semiconductor 0.25 micron MOSFET XTEM Field‐Effect Transistor: GATE LENGTH, Lg Gate Source Drain Si substrate http://www.eetimes.com/design/automotive‐design/4003940/LCD‐driver‐highly‐integrated GATE OXIDE THICKNESS, Tox 4 MOSFET Operation: Gate Control Desired N‐channel MOSFET • Current between Source and Drain characteristics: cross‐section is controlled by the Gate voltage. • High ON current Gate • Low OFF current • “N‐channel” & “P‐channel” MOSFETs gate oxide Leff operate in a complementary manner N+ P N+ “CMOS” = Complementary MOS Source Body Drain log ID Electron Energy Band Profile ION n(E) exp (‐E/kT) E CURRENT Inverse slope is subthreshold swing, S Sourceincreasing IOFF DRAIN [mV/dec] GATE VOLTAGE increasing 0 V Drain VTH GS V distance DD 5 CMOS Devices and Circuits CIRCUIT SYMBOLS CMOS INVERTER CIRCUIT V INVERTER N‐channel P‐channel VDD OUT LOGIC SYMBOL MOSFET MOSFET S G G VDD D VIN VOUT S D S D D S GND VIN 0 V CMOS NAND GATE DD STATIC MEMORY (SRAM) CELL NOT AND (NAND) WORD LINE TRUTH TABLE 0 1 or or BIT LINE 1 0 BIT LINE 6 Improving the ON/OFF Current Ratio Gate log I D ION C ox Ctotal C S dep Cox Source Body Drain VDD VGS • The greater the capacitive coupling between Gate and channel, the better control the Gate has over the channel potential. higher ION/IOFF for fixed VDD, or lower VDD to achieve target ION/IOFF reduced drain‐induced barrier lowering (DIBL): log ID increasing VDS increasing Drain Source IOFF VDS VGS 7 MOSFET in ON State (VGS > VTH) width velocity inversion‐layer charge density I D W vQinv gate‐oxide capacitance v eff Qinv Cox (VGS VTH ) mobility gate overdrive D I Gate CURRENT, Source Drain DRAIN Substrate DRAIN VOLTAGE, VDS 8 Effective Drive Current (IEFF) CMOS inverter chain: V V V V DD 1 2 3 V2 tpLH IH + IL V /2 V3 DD IEFF = V tpHL 2 1 TIME I IH (DIBL = 0) DSAT VDD VIN = VDD S D IH VIN = 0.83VDD V VOUT CURRENT IN D V = 0.75V S IN DD GND DRAIN IL VIN = 0.5VDD NMOS 0.5VDD VDD NMOS DRAIN VOLTAGE = VOUT M. H. Na et al. (IBM), IEDM Technical Digest, pp. 121‐124, 2002 9 CMOS Technology Scaling XTEM images with the same scale courtesy V. Moroz (Synopsys, Inc.) 90 nm node 65 nm node 45 nm node 32 nm node T. Ghani et al., (after S. Tyagi et al., IEDM 2005) K. Mistry et al., P. Packan et al., IEDM 2003 IEDM 2007 IEDM 2009 • Gate length has not scaled proportionately with device pitch (0.7x per generation) in recent generations. – Transistor performance has been boosted by other means. 10 MOSFET Performance Boosters • Strained channel regions eff • High‐k gate dielectric and metal gate electrodes Cox Cross‐sectional TEM views of Intel’s 32 nm CMOS devices P. Packan et al. (Intel), IEDM Technical Digest, pp. 659‐662, 2009 11 Process‐Induced Variations • Sub‐wavelength lithography: – Resolution enhancement techniques are costly and increase process sensitivity • Gate line‐edge roughness: courtesy Mike Rieger (Synopsys, Inc.) photoresist • Random dopant fluctuations (RDF): – Atomistic effects become significant in nanoscale FETs A. Brown et al., SiO2 Gate IEEE Trans. Nanotechnology, p. 195, 2002 Source Drain A. Asenov, Symp. VLSI Tech. Dig., p. 86, 2007 12 A Journey Back through Time… Why New Transistor Structures? • Off‐state leakage (IOFF) must be suppressed as Lg is scaled down – allows for reductions in VTH and hence VDD • Leakage occurs in the region away from the channel surface Let’s get rid of it! Lg Ultra‐Thin‐Body MOSFET: Gate SourceSource DrainDrain “Silicon‐on‐ Buried Oxide Insulator” (SOI) Substrate Wafer 14 Thin‐Body MOSFETs • IOFF is suppressed by using an adequately thin body region. – Body doping can be eliminated higher drive current due to higher carrier mobility Reduced impact of random dopant fluctuations (RDF) Ultra‐Thin Body (UTB) Double‐Gate (DG) Lg Gate Gate Source Drain Source Drain TSi TSi Buried Oxide Gate Substrate TSi < (1/4) Lg TSi < (2/3) Lg B. Yu et al., ISDRS 1997 R.‐H. Yan et al., IEEE TED 1992 15 Effect of TSi on Leakage Lg = 25 nm; Tox,eq = 12Å TSi = 10 nm TSi = 20 nm 6 10 G Si Thickness [nm] G 0.0 SD4.0 3x102 8.0 12.0 SD G 16.0 10‐1 20.0 Leakage Current G 2 Density [A/cm ] @ VDS = 0.7 V Ioff = 2.1 nA/ m Ioff = 19 A/ m 16 Double‐Gate MOSFET Structures PLANAR: VERTICAL FIN: L. Geppert, IEEE Spectrum, October 2002 17 DELTA MOSFET D. Hisamoto, T. Kaga, Y. Kawamoto, and E. Takeda (Hitachi Central Research Laboratory), “A fully depleted lean‐channel transistor (DELTA) –a novel vertical ultrathin SOI MOSFET,” IEEE Electron Device Letters Vol. 11, pp. 36‐39, 1990 • Improved gate control Wl = 0.4 m observed for Wg < 0.3 m – Leff= 0.57 m 18 Double‐Gate FinFET • Self‐aligned gates straddle narrow silicon fin • Current flows parallel to wafer surface Gate Length, Lg S G G Gate 2 D Source Gate 1 Current Flow Fin Height, H Drain fin Fin Width, Wfin 19 1998: First N‐channel FinFETs D. Hisamoto, W.‐C. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, T.‐J. King, J. Bokor, and C. Hu, “A folded‐channel MOSFET for deep‐sub‐tenth micron era,” IEEE International Electron Devices Meeting Technical Digest, pp. 1032‐1034, 1998 Plan View Lg = 30 nm Wfin = 20 nm Hfin = 50 nm Lg = 30 nm Wfin = 20 nm Hfin = 50 nm • Devices with Lg down to 17 nm were successfully fabricated 20 1999: First P‐channel FinFETs X. Huang, W.‐C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.‐K. Choi, K. Asano, V. Subramanian, T.‐J. King, J. Bokor, and C. Hu, “Sub 50‐nm FinFET: PMOS,” IEEE International Electron Devices Meeting Technical Digest, pp. 67‐70, 1999 Lg = 18 nm Wfin = 15 nm Hfin = 50 nm Transmission Electron Micrograph 21 2000: Vested Interest from Industry • Semiconductor Research Corporation (SRC) &AMD fund project: – Development of a FinFET process flow compatible with a conventional planar CMOS process – Demonstration of the compatibility of the FinFET structure with a production environment (October 2000 through September 2003) • DARPA/SRC Focus Center Research Program funds projects: – Approaches for enhancing FinFET performance (MSD Center, April 2001 through August 2003) – FinFET‐based circuit design (C2S2 Center, August 2003 through July 2006) 22 FinFET Structures Original: Gate‐last Gate process flow Source Si FinDrain Gate Improved: Gate‐first process flow Source Drain 23 Fin Width Requirement Measured FinFET DIBL • To adequately suppress DIBL, Lg/Wfin > 1.5 Challenge for lithography! N. Lindert et al. (UC‐Berkeley), IEEE Electron Device Letters, Vol. 22, pp. 487‐489, 2001 24 Sub‐Lithographic Fin Patterning Spacer Lithography a.k.a. Sidewall Image Transfer (SIT) and Self‐Aligned Double Patterning (SADP) 1. Deposit & pattern sacrificial layer 3. Etch back mask layer to form “spacers” SOI SOI BOX BOX 4. Remove sacrificial layer; 2. Deposit mask layer (SiO or Si N ) 2 3 4 etch SOI layer to form fins SOI fins BOX BOX Note that fin pitch is 1/2 that of patterned layer 25 Benefits of Spacer Lithography • Spacer litho. provides for better CD control and uniform fin width SEM image of FinFET with spacer‐defined fins: Y.‐K. Choi et al. (UC‐Berkeley), IEEE Trans. Electron Devices, Vol. 49, pp. 436‐441, 2002 26 Spacer‐Defined FinFETs Y.‐K. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T.‐J. King, J. Bokor, and C. Hu, "Sub‐20nm CMOS FinFET technologies,” IEEE International Electron Devices Meeting Technical Digest, pp. 421‐424, 2001 Lg = 60 nm, Wfin = 40 nm Transfer Characteristics Output Characteristics 27 2001: 15 nm FinFETs Y.‐K. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T.‐J. King, J. Bokor, C. Hu, "Sub‐20nm CMOS FinFET technologies,” IEEE International Electron Devices Meeting Technical Digest, pp. 421‐424, 2001 Transfer Characteristics Output Characteristics 10-2 10-2 600 600 V =1.0 V V =-1.0 V P+Si Ge d d 0.4 0.6 |V -V|=1.2V NMOS -4 Gate -4 500 PMOS g t 500 10 10 [A/um] [uA/um] d V =0.05 V d 400 400 -6 V =-0.05 V d -6 Voltage step 10 d 10 300 : 0.2V 300 -8 N-body= -8 10 10 2x1018cm-3 200 200 -10 -10 10 10 100 100 PMOS NMOS 10-12 10-12 0 0 Drain Current, I -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 Drain Current, I -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 Gate Voltage, V [V] Drain Voltage, V [V] g d Wfin = 10 nm; Tox = 2.1 nm 28 2002: 10 nm FinFETs B.
Load more

Recommended publications
  • Analog/Mixed-Signal Design in Finfet Technologies A.L.S
    Analog/Mixed-Signal Design in FinFET Technologies A.L.S. Loke, E. Terzioglu, A.A. Kumar, T.T. Wee, K. Rim, D. Yang, B. Yu, L. Ge, L. Sun, J.L. Holland, C. Lee, S. Yang, J. Zhu, J. Choi, H. Lakdawala, Z. Chen, W.J. Chen, S. Dundigal, S.R. Knol, C.-G. Tan, S.S.C. Song, H. Dang, P.G. Drennan, J. Yuan, P.R. Chidambaram, R. Jalilizeinali, S.J. Dillen, X. Kong, and B.M. Leary [email protected] Qualcomm Technologies, Inc. September 4, 2017 CERN ESE Seminar (Based on AACD 2017) Mobile SoC Migration to FinFET Mobile SoC is now main driver for CMOS scaling • Power, Performance, Area, Cost (PPAC) considerations, cost = f(volume) • Snapdragon™ 820 - Qualcomm Technologies’ first 14nm product • Snapdragon™ 835 – World’s first 10nm product Not drawn to scale Plenty of analog/mixed-signal content Display • PLLs & DLLs Camera • Wireline I/Os Memory • Data converters BT & WLAN • Bandgap references DSP GPU • Thermal sensors • Regulators • ESD protection CPU Audio Modem SoC technology driven by logic & SRAM scaling needs due to cost Terzioglu, Qualcomm [1] Loke et al., Analog/Mixed-Signal Design in FinFET Technologies Slide 1 Outline • Fully-Depleted FinFET Basics • Technology Considerations • Design Considerations • Conclusion Loke et al., Analog/Mixed-Signal Design in FinFET Technologies Slide 2 Towards Stronger Gate Control log (I ) gate D VGS IDsat Cox I VDS S Dlin drain I source ϕs T I CB CD off lower supply lower power DIBL body VBS VGS VTsat VTlin VDD • Capacitor divider dictates source-barrier ϕs & ID • Fully-depleted finFET weakens CB, CD steeper
    [Show full text]
  • Design of Finfet Based 1-Bit Full Adder
    ISSN (Print) : 2320 – 3765 ISSN (Online): 2278 – 8875 International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering (A High Impact Factor, Monthly, Peer Reviewed Journal) Website: www.ijareeie.com Vol. 8, Issue 6, June 2019 Design of Finfet Based 1-Bit Full Adder Priti Sahu1, Ravi Tiwari2 M.Tech Scholar, Department of Electronics and Tele-Communication Engineering, Shri Shankaracharya Group of Institutions Engineering (SSGI), CSVTU, Bhilai, Chattisgarh, India Department of Electronics and Tele-Communication Engineering, Shri Shankaracharya Group of Institutions Engineering (SSGI), CSVTU, Bhilai, Chattisgarh, India ABSTRACT: This paper proposes a 1-bit Full adder using Fin type Field Effect Transistor (FinFETs) at 250nm CMOS technology. The paper is intended to reduce leakage current and leakage power, chip area, and to increase the switching speed of 1-bit Full Adder while maintaining the competitive performance with few transistors are used. In this paper, we are designed a double-gate (DG) FinFETs and extracting their transfer characteristics by using Synopsys TANNER- EDA simulation tool. We investigate the use of Double Gate FinFET technology which provides low leakage and high- performance operation by utilizing high speed and low threshold voltage transistors for logic cells. Which show that it is particularly effective in sub threshold circuits and can eliminate performance variations with Low power. A 22ns access time and frequency 0.045GHz provide 250nm CMOS process technology with 5V power supply is employed to carry out 1-bit Full Adder of speed, power and reliability compared to Metal Oxide Semiconductor Field Effect Transistor (MOSFET) based full adder designs. Hence FinFET is a promising candidate and is a better replacement for MOSFET.
    [Show full text]
  • Hybrid Memristor–CMOS Implementation of Combinational Logic Based on X-MRL †
    electronics Article Hybrid Memristor–CMOS Implementation of Combinational Logic Based on X-MRL † Khaled Alhaj Ali 1,* , Mostafa Rizk 1,2,3 , Amer Baghdadi 1 , Jean-Philippe Diguet 4 and Jalal Jomaah 3 1 IMT Atlantique, Lab-STICC CNRS, UMR, 29238 Brest, France; [email protected] (M.R.); [email protected] (A.B.) 2 Lebanese International University, School of Engineering, Block F 146404 Mazraa, Beirut 146404, Lebanon 3 Faculty of Sciences, Lebanese University, Beirut 6573, Lebanon; [email protected] 4 IRL CROSSING CNRS, Adelaide 5005, Australia; [email protected] * Correspondence: [email protected] † This paper is an extended version of our paper published in IEEE International Conference on Electronics, Circuits and Systems (ICECS) , 27–29 November 2019, as Ali, K.A.; Rizk, M.; Baghdadi, A.; Diguet, J.P.; Jomaah, J. “MRL Crossbar-Based Full Adder Design”. Abstract: A great deal of effort has recently been devoted to extending the usage of memristor technology from memory to computing. Memristor-based logic design is an emerging concept that targets efficient computing systems. Several logic families have evolved, each with different attributes. Memristor Ratioed Logic (MRL) has been recently introduced as a hybrid memristor–CMOS logic family. MRL requires an efficient design strategy that takes into consideration the implementation phase. This paper presents a novel MRL-based crossbar design: X-MRL. The proposed structure combines the density and scalability attributes of memristive crossbar arrays and the opportunity of their implementation at the top of CMOS layer. The evaluation of the proposed approach is performed through the design of an X-MRL-based full adder.
    [Show full text]
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • Memristive-Finfet Circuits for FFT & Vedic Multiplication
    Special Issue - 2016 International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181 NCETET - 2016 Conference Proceedings Threshold Logic Computing: Memristive-FinFET Circuits for FFT & Vedic Multiplication Nasria A Divya R PG Scholar Assistant Professor Applied Electronics and instrumentation Electronics and Communication Younus College of Engineering and Technology Younus College of Engineering and Technology Kollam, India Kollam, India Abstract—Threshold logic computing is the simplest kind of expensive because of their area, power, and delay overhead. computing units used to build artificial neural networks. Brain In the beginning stage, threshold gates have been mimic circuits can be developed electronically in different ways. implemented using CMOS devices, Single Electron But using Memristive Threshold Logic (MTL) cells have various Transistors and Monostable-Bistable Logic Elements and advantages than Logic gates. MTL cell is used for designing FFT resonant tunnelling diodes. Capacitor-based Threshold Logic computing useful for signal processing applications and Vedic addition and multiplications for efficient Arithmetic Logic unit gates (CTL) are implemented using capacitors as weights design. MTL cell is the basic cell which consist of two parts: along with CMOS-based comparator circuits. In CMOS CTL Memristor based input voltage averaging circuits and an output gates, sum of weighted input voltage is compared with a threshold circuit. The threshold circuit is the combination of fixed reference voltage, and based on this comparison, a Op-amp and FinFET circuit. FinFET circuits indicate much logical output is produced. CTL gates are used for 2D image lower power consumption, lower chip area and operates at filtering in. These CTL gates have many advantages such as lower voltages.
    [Show full text]
  • LDMOS for Improved Performance
    > Submitted to IEEE Transactions on Electron Devices < Final MS # 8011B 1 Extended-p+ Stepped Gate (ESG) LDMOS for Improved Performance M. Jagadesh Kumar, Senior Member, IEEE and Radhakrishnan Sithanandam Abstract—In this paper, we propose a new Extended-p+ Stepped Gate (ESG) thin film SOI LDMOS with an extended-p+ region beneath the source and a stepped gate structure in the drift region of the LDMOS. The hole current generated due to impact ionization is now collected from an n+p+ junction instead of an n+p junction thus delaying the parasitic BJT action. The stepped gate structure enhances RESURF in the drift region, and minimizes the gate-drain capacitance. Based on two- dimensional simulation results, we show that the ESG LDMOS exhibits approximately 63% improvement in breakdown voltage, 38% improvement in on-resistance, 11% improvement in peak transconductance, 18% improvement in switching speed and 63% reduction in gate-drain charge density compared with the conventional LDMOS with a field plate. Index Terms—LDMOS, silicon on insulator (SOI), breakdown voltage, transconductance, on- resistance, gate charge I. INTRODUCTION ATERALLY double diffused metal oxide semiconductor (LDMOS) on SOI substrate is a promising Ltechnology for RF power amplifiers and wireless applications [1-5]. In the recent past, developing high voltage thin film LDMOS has gained importance due to the possibility of its integration with low power CMOS devices and heterogeneous microsystems [6]. But realization of high voltage devices in thin film SOI is challenging because floating body effects affect the breakdown characteristics. Often, body contacts are included to remove the floating body effects in RF devices [7].
    [Show full text]
  • Advanced MOSFET Structures and Processes for Sub-7 Nm CMOS Technologies
    Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies By Peng Zheng A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Engineering - Electrical Engineering and Computer Sciences in the Graduate Division of the University of California, Berkeley Committee in charge: Professor Tsu-Jae King Liu, Chair Professor Laura Waller Professor Costas J. Spanos Professor Junqiao Wu Spring 2016 © Copyright 2016 Peng Zheng All rights reserved Abstract Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies by Peng Zheng Doctor of Philosophy in Engineering - Electrical Engineering and Computer Sciences University of California, Berkeley Professor Tsu-Jae King Liu, Chair The remarkable proliferation of information and communication technology (ICT) – which has had dramatic economic and social impact in our society – has been enabled by the steady advancement of integrated circuit (IC) technology following Moore’s Law, which states that the number of components (transistors) on an IC “chip” doubles every two years. Increasing the number of transistors on a chip provides for lower manufacturing cost per component and improved system performance. The virtuous cycle of IC technology advancement (higher transistor density lower cost / better performance semiconductor market growth technology advancement higher transistor density etc.) has been sustained for 50 years. Semiconductor industry experts predict that the pace of increasing transistor density will slow down dramatically in the sub-20 nm (minimum half-pitch) regime. Innovations in transistor design and fabrication processes are needed to address this issue. The FinFET structure has been widely adopted at the 14/16 nm generation of CMOS technology.
    [Show full text]
  • Physical Structure of CMOS Integrated Circuits
    Physical Structure of CMOS Integrated Circuits Dae Hyun Kim EECS Washington State University References • John P. Uyemura, “Introduction to VLSI Circuits and Systems,” 2002. – Chapter 3 • Neil H. Weste and David M. Harris, “CMOS VLSI Design: A Circuits and Systems Perspective,” 2011. – Chapter 1 Goal • Understand the physical structure of CMOS integrated circuits (ICs) Logical vs. Physical • Logical structure • Physical structure Source: http://www.vlsi-expert.com/2014/11/cmos-layout-design.html Integrated Circuit Layers • Semiconductor – Transistors (active elements) • Conductor – Metal (interconnect) • Wire • Via • Insulator – Separators Integrated Circuit Layers • Silicon substrate, insulator, and two wires (3D view) Substrate • Side view Metal 1 layer Insulator Substrate • Top view Integrated Circuit Layers • Two metal layers separated by insulator (side view) Metal 2 layer Via 12 (connecting M1 and M2) Insulator Metal 1 layer Insulator Substrate • Top view Connected Not connected Integrated Circuit Layers Integrated Circuit Layers • Signal transfer speed is affected by the interconnect resistance and capacitance. – Resistance ↑ => Signal delay ↑ – Capacitance ↑ => Signal delay ↑ Integrated Circuit Layers • Resistance – = = = Direction of • : sheet resistance (constant) current flows ∙ ∙ • : resistivity (= , : conductivity) 1 – Material property (constant) – Unit: • : thickess (constant) Ω ∙ • : width (variable) • : length (variable) Cross-sectional area = • Example ∙ – : 17. , : 0.13 , : , : 1000 • = 17.1
    [Show full text]
  • Characterization of the Cmos Finfet Structure On
    CHARACTERIZATION OF THE CMOS FINFET STRUCTURE ON SINGLE-EVENT EFFECTS { BASIC CHARGE COLLECTION MECHANISMS AND SOFT ERROR MODES By Patrick Nsengiyumva Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY in Electrical Engineering May 11, 2018 Nashville, Tennessee Approved: Lloyd W. Massengill, Ph.D. Michael L. Alles, Ph.D. Bharat B. Bhuva, Ph.D. W. Timothy Holman, Ph.D. Alexander M. Powell, Ph.D. © Copyright by Patrick Nsengiyumva 2018 All Rights Reserved DEDICATION In loving memory of my parents (Boniface Bimuwiha and Anne-Marie Mwavita), my uncle (Dr. Faustin Nubaha), and my grandmother (Verediana Bikamenshi). iii ACKNOWLEDGEMENTS This dissertation work would not have been possible without the support and help of many people. First of all, I would like to express my deepest appreciation and thanks to my advisor Dr. Lloyd Massengill for his continual support, wisdom, and mentoring throughout my graduate program at Vanderbilt University. He has pushed me to look critically at my work and become a better research scholar. I would also like to thank Dr. Michael Alles and Dr. Bharat Bhuva, who have helped me identify new paths in my research and have been a constant source of ideas. I am also very grateful to Dr. W. T. Holman and Dr. Alexander Powell for serving on my committee and for their constructive comments. Special thanks go to Dr. Jeff Kauppila, Jeff Maharrey, Rachel Harrington, and Tim Haeffner for their support with test IC designs and experiments. I would also like to thank Dennis Ball (Scooter) for his tremendous help with TCAD models.
    [Show full text]
  • Basics of CMOS Logic Ics Application Note
    Basics of CMOS Logic ICs Application Note Basics of CMOS Logic ICs Outline: This document describes applications, functions, operations, and structure of CMOS logic ICs. Each functions (inverter, buffer, flip-flop, etc.) are explained using system diagrams, truth tables, timing charts, internal circuits, image diagrams, etc. ©2020- 2021 1 2021-01-31 Toshiba Electronic Devices & Storage Corporation Basics of CMOS Logic ICs Application Note Table of Contents Outline: ................................................................................................................................................. 1 Table of Contents ................................................................................................................................. 2 1. Standard logic IC ............................................................................................................................. 3 1.1. Devices that use standard logic ICs ................................................................................................. 3 1.2. Where are standard logic ICs used? ................................................................................................ 3 1.3. What is a standard logic IC? .............................................................................................................. 4 1.4. Classification of standard logic ICs ................................................................................................... 5 1.5. List of basic circuits of CMOS logic ICs (combinational logic circuits)
    [Show full text]
  • A 14Nm Finfet Transistor-Level 3D Partitioning Design to Enable High
    A 14nm Finfet Transistor-Level 3D Partitioning Design to Enable High- Performance and Low-Cost Monolithic 3D IC Jiajun Shi1,3, Deepak Nayak1, Srinivasa Banna1, Robert Fox2, Srikanth Samavedam2, Sandeep Samal4 and Sung Kyu Lim4 1Technology Research, GLOBALFOUNDRIES, Santa Clara, CA, USA 2Technology Development, GLOBALFOUNDRIES, Malta, NY, USA 3Department of ECE, University of Massachusetts, Amherst, MA, USA 4School of ECE, Georgia Institute of Technology, Atlanta, GA, USA [email protected], [email protected] Abstract In the paper, we investigate the optimum dimensions of Monolithic 3D IC (M3D) shows degradation in MIV, taking into account 3D cell footprint restrictions, ease performance compared to 2D IC due to the restricted thermal of manufacturability, and electrostatic coupling between top- budget during fabrication of sequential device layers. A and bot-tier. The 3D cells are designed following our 14nm transistor-level (TR-L) partitioning design is used in M3D to Finfet design rules and the MIV dimensions. The 3D cell RC mitigate this degradation. Silicon validated 14nm FinFET is extracted precisely by using CalibrexACT and Sentaurus data and models are used in a device-to-system evaluation to Interconnect. We performed cell performance evaluation in compare the TR-L partitioned M3D’s (TR-L M3D) various LT cases and quantified intra-cell capacitance performance against the conventional gate-level (G-L) reduction in 3D cells. We then extensively benchmarked partitioned M3D’s performance as well as standard 2D IC. system-level circuits to investigate both WB and LT Extensive cell-level and system-level evaluation, including process’s impacts on TR-L M3D’s system timing and the various device and interconnect process options, shows that timing-associated impact on power.
    [Show full text]
  • CMOS and Memristor Technologies for Neuromorphic Computing Applications
    CMOS and Memristor Technologies for Neuromorphic Computing Applications Jeff Sun Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2015-219 http://www.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-219.html December 1, 2015 Copyright © 2015, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. CMOS and Memristor Technologies for Neuromorphic Computing Applications by Jeff K.Y. Sun Research Project Submitted to the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, in partial satisfaction of the requirements for the degree of Master of Science, Plan II. Approval for the Report and Comprehensive Examination: Committee: Professor Tsu-Jae King Liu Research Advisor (Date) * * * * * * * Professor Vladimir Stojanovic Second Reader (Date) Abstract In this work, I present a CMOS implementation of a neuromorphic system that aims to mimic the behavior of biological neurons and synapses in the human brain. The synapse is modeled with a memristor-resistor voltage divider, while the neuron-emulating circuit (“CMOS Neuron”) comprises transistors and capacitors. The input aggregation and output firing characteristics of a CMOS Neuron are based on observations from studies in neuroscience, and achieved using both analog and digital circuit design principles.
    [Show full text]