DOCSLIB.ORG

Ultrasparc Architecture 2005

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Ultrasparc Architecture 2005 UltraSPARC Architecture 2005 One Architecture ... Multiple Innovative Implementations Draft D0.9.3b, 20 Oct 2009 Privilege Levels: Privileged and Nonprivileged Distribution: Public Part No.No: 8xx-xxxx-xx 950-5554-14 ReleaseRevision: 1.0, Draft 2002 D0.9.3b, 20 Oct 2009 Sun Microsystems, Inc. 4150 Network Circle Santa Clara, CA 95054 U.S.A. 650-960-1300 ii UltraSPARC Architecture 2005 • Draft D0.9.3b, 20 Oct 2009 Copyright 2002-2005 Sun Microsystems, Inc., 4150 Network Circle • Santa Clara, CA 950540 USA. All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Third-party software, including font technology, is copyrighted and licensed from Sun suppliers. Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. UNIX is a registered trademark in the U.S. and other countries, exclusively licensed through X/Open Company, Ltd. For Netscape Communicator™, the following notice applies: Copyright 1995 Netscape Communications Corporation. All rights reserved. Sun, Sun Microsystems, the Sun logo, Solaris, UltraSPARC, and VIS are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the U.S. and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. The OPEN LOOK and Sun™ Graphical User Interface was developed by Sun Microsystems, Inc. for its users and licensees. Sun acknowledges the pioneering efforts of Xerox in researching and developing the concept of visual or graphical user interfaces for the computer industry. Sun holds a non-exclusive license from Xerox to the Xerox Graphical User Interface, which license also covers Sun’s licensees who implement OPEN LOOK GUIs and otherwise comply with Sun’s written license agreements. RESTRICTED RIGHTS: Use, duplication, or disclosure by the U.S. Government is subject to restrictions of FAR 52.227-14(g)(2)(6/87) and FAR 52.227-19(6/87), or DFAR 252.227-7015(b)(6/95) and DFAR 227.7202-3(a). DOCUMENTATION IS PROVIDED “AS IS” AND ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON- INFRINGEMENT, ARE DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD TO BE LEGALLY INVALID . Copyright 2002–2005 Sun Microsystems, Inc., 4150 Network Circle • Santa Clara, CA 950540 Etats-Unis. Tous droits réservés. Des parties de ce document est protégé par un copyright 1994 SPARC International, Inc. Ce produit ou document est protégé par un copyright et distribué avec des licences qui en restreignent l’utilisation, la copie, la distribution, et la décompilation. Aucune partie de ce produit ou document ne peut être reproduite sous aucune forme, par quelque moyen que ce soit, sans l’autorisation préalable et écrite de Sun et de ses bailleurs de licence, s’il y en a. Le logiciel détenu par des tiers, et qui comprend la technologie relative aux polices de caractères, est protégé par un copyright et licencié par des fournisseurs de Sun. Sun, Sun Microsystems, le logo Sun, Solaris, UltraSPARC et VIS sont des marques de fabrique ou des marques déposées, ou marques de service, de Sun Microsystems, Inc. aux Etats-Unis et dans d’autres pays. Toutes les marques SPARC sont utilisées sous licence et sont des marques de fabrique ou des marques déposées de SPARC International, Inc. aux Etats-Unis et dans d’autres pays. Les produits portant les marques SPARC sont basés sur une architecture développée par Sun Microsystems, Inc. L’interface d’utilisation graphique OPEN LOOK et Sun™ a été développée par Sun Microsystems, Inc. pour ses utilisateurs et licenciés. Sun reconnaît les efforts de pionniers de Xerox pour la recherche et le développement du concept des interfaces d’utilisation visuelle ou graphique pour l’industrie de l’informatique. Sun détient une licence non exclusive de Xerox sur l’interface d’utilisation graphique Xerox, cette licence couvrant également les licenciés de Sun qui mettent en place l’interface d’utilisation graphique OPEN LOOK et qui en outre se conforment aux licences écrites de Sun. CETTE PUBLICATION EST FOURNIE "EN L’ETAT" ET AUCUNE GARANTIE, EXPRESSE OU IMPLICITE, N’EST ACCORDEE, Y COMPRIS DES GARANTIES CONCERNANT LA VALEUR MARCHANDE, L’APTITUDE DE LA PUBLICATION A REPONDRE A UNE UTILISATION PARTICULIERE, OU LE FAIT QU’ELLE NE SOIT PAS CONTREFAISANTE DE PRODUIT DE TIERS. CE DENI DE GARANTIE NE S’APPLIQUERAIT PAS, DANS LA MESURE OU IL SERAIT TENU JURIDIQUEMENT NUL ET NON AVENU. Comments and "bug reports” regarding this document are welcome; they should be submitted to email address: [email protected] iv UltraSPARC Architecture 2005 • Draft D0.9.3b, 20 Oct 2009 Contents Preface. i 1 Document Overview . 1 1.1 Navigating UltraSPARC Architecture 2005 . 1 1.2 Fonts and Notational Conventions . 2 1.2.1 Implementation Dependencies . 3 1.2.2 Notation for Numbers. 3 1.2.3 Informational Notes . 3 1.3 Reporting Errors in this Specification . 4 2 Definitions . 5 3 Architecture Overview. 13 3.1 The UltraSPARC Architecture 2005. 13 3.1.1 Features. 13 3.1.2 Attributes . 14 3.1.2.1 Design Goals . 15 3.1.2.2 Register Windows . 15 3.1.3 System Components . 15 3.1.3.1 Binary Compatibility. 15 3.1.3.2 UltraSPARC Architecture 2005 MMU . 15 3.1.3.3 Privileged Software . 15 3.1.4 Architectural Definition . 16 3.1.5 UltraSPARC Architecture 2005 Compliance with SPARC V9 Architecture 16 3.1.6 Implementation Compliance with UltraSPARC Architecture 2005 16 3.2 Processor Architecture . 16 3.2.1 Integer Unit (IU) . 16 3.2.2 Floating-Point Unit (FPU). 17 3.3 Instructions. 17 3.3.1 Memory Access . 17 3.3.1.1 Memory Alignment Restrictions . 18 3.3.1.2 Addressing Conventions . 18 3.3.1.3 Addressing Range . 18 3.3.1.4 Load/Store Alternate . 18 3.3.1.5 Separate Instruction and Data Memories . 19 3.3.1.6 Input/Output (I/O) . 19 3.3.1.7 Memory Synchronization . 19 3.3.2 Integer Arithmetic / Logical / Shift Instructions . 19 3.3.3 Control Transfer . 20 3.3.4 State Register Access . 20 3.3.4.1 Ancillary State Registers. 20 3.3.4.2 PR State Registers . 20 i 3.3.5 Floating-Point Operate. 21 3.3.6 Conditional Move . 21 3.3.7 Register Window Management. 21 3.3.8 SIMD. 21 3.4 Traps. .21 4 Data Formats. 23 4.1 Integer Data Formats . 24 4.1.1 Signed Integer Data Types . 24 4.1.1.1 Signed Integer Byte, Halfword, and Word. 25 4.1.1.2 Signed Integer Doubleword (64 bits) . 25 4.1.1.3 Signed Integer Extended-Word (64 bits) . 25 4.1.2 Unsigned Integer Data Types . 25 4.1.2.1 Unsigned Integer Byte, Halfword, and Word . 26 4.1.2.2 Unsigned Integer Doubleword (64 bits). 26 4.1.2.3 Unsigned Extended Integer (64 bits) . 26 4.1.3 Tagged Word (32 bits). 26 4.2 Floating-Point Data Formats . 27 4.2.1 Floating Point, Single Precision (32 bits) . 27 4.2.2 Floating Point, Double Precision (64 bits) . 27 4.2.3 Floating Point, Quad Precision (128 bits). 28 4.2.4 Floating-Point Data Alignment in Memory and Registers . 29 4.3 SIMD Data Formats . 29 4.3.1 Uint8 SIMD Data Format . 30 4.3.2 Int16 SIMD Data Formats . 30 4.3.3 Int32 SIMD Data Format . 30 5 Registers . 31 5.1 Reserved Register Fields . 32 5.2 General-Purpose R Registers. 32 5.2.1 Global R Registers. 33 5.2.2 Windowed R Registers. 34 5.2.3 Special R Registers . 37 5.3 Floating-Point Registers . 38 5.3.1 Floating-Point Register Number Encoding . 40 5.3.2 Double and Quad Floating-Point Operands . 41 5.4 Floating-Point State Register (FSR) . 42 5.4.1 Floating-Point Condition Codes (fcc0, fcc1, fcc2, fcc3). 42 5.4.2 Rounding Direction (rd) . 43 5.4.3 Trap Enable Mask (tem) . 43 5.4.4 Nonstandard Floating-Point (ns) . ..
Load more

Recommended publications
  • Validated Products List, 1995 No. 3: Programming Languages, Database
    NISTIR 5693 (Supersedes NISTIR 5629) VALIDATED PRODUCTS LIST Volume 1 1995 No. 3 Programming Languages Database Language SQL Graphics POSIX Computer Security Judy B. Kailey Product Data - IGES Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1995 QC 100 NIST .056 NO. 5693 1995 NISTIR 5693 (Supersedes NISTIR 5629) VALIDATED PRODUCTS LIST Volume 1 1995 No. 3 Programming Languages Database Language SQL Graphics POSIX Computer Security Judy B. Kailey Product Data - IGES Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1995 (Supersedes April 1995 issue) U.S. DEPARTMENT OF COMMERCE Ronald H. Brown, Secretary TECHNOLOGY ADMINISTRATION Mary L. Good, Under Secretary for Technology NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY Arati Prabhakar, Director FOREWORD The Validated Products List (VPL) identifies information technology products that have been tested for conformance to Federal Information Processing Standards (FIPS) in accordance with Computer Systems Laboratory (CSL) conformance testing procedures, and have a current validation certificate or registered test report. The VPL also contains information about the organizations, test methods and procedures that support the validation programs for the FIPS identified in this document. The VPL includes computer language processors for programming languages COBOL, Fortran, Ada, Pascal, C, M[UMPS], and database language SQL; computer graphic implementations for GKS, COM, PHIGS, and Raster Graphics; operating system implementations for POSIX; Open Systems Interconnection implementations; and computer security implementations for DES, MAC and Key Management.
    [Show full text]
  • FUJITSU LIMITED Annual Report 2002
    FUJITSU LIMITED Annual Report 2002 FUJITSU LIMITED Annual Report 2002 Annual Report 2002 CONTENTS Consolidated Financial Highlights 1 To Our Shareholders 2 Solution Profiles 10 Environmental Activities 14 Social Contributions 15 Management 16 Five-Year Summary 18 Management’s Discussion and Analysis of Operations 19 Consolidated Balance Sheets 24 Consolidated Statements of Operations 26 Consolidated Statements of Shareholders’ Equity 27 Consolidated Statements of Cash Flows 28 Notes to Consolidated Financial Statements 29 Independent Auditors’ Report 46 Principal Subsidiaries and Affiliates 47 Consolidated Financial Highlights Yen U.S. Dollars (millions) (millions) Fujitsu Limited and Consolidated Subsidiaries (except per share data) (except per share data) Years ended March 31 2001 2002 2002 For the year: Net sales ¥5,484,426 ¥ 5,006,977 $37,646 Operating income 244,026 (74,426) (560) Income before income taxes and minority interests 157,564 (594,733) (4,472) Net income 8,521 (382,542) (2,876) Cash flows from operating activities 596,462 306,571 2,305 Per share (Yen and U.S. dollars): Earnings Basic ¥ 4.3 ¥ (193.0) $ (1.451) Diluted 4.3 (193.0) (1.451) Cash flows from operating activities 302.9 154.7 1.163 Cash dividends 10.0 5.0 0.038 Cash dividends to face value 20% 10%10% At year-end: Shareholders' equity ¥1,214,383 ¥ 853,756 $ 6,419 Total assets 5,200,071 4,595,804 34,555 Note: The U.S. dollar amounts above have been translated from yen, for convenience only, at the rate of ¥133 = US$1, the approximate Tokyo foreign exchange market rate on March 31, 2002.
    [Show full text]
  • DE86 006665 Comparison of the CRAY X-MP-4, Fujitsu VP-200, And
    Distribution Category: Mathematics and Computers General (UC-32) ANL--85-1 9 DE86 006665 ARGONNE NATIONAL LABORATORY 9700 South Cass Avenue Argonne, Illinois 60439 Comparison of the CRAY X-MP-4, Fujitsu VP-200, and Hitachi S-810/20: An Argonne Perspcctive Jack J. Dongarra Mathematics and Computer Science Division and Alan Hinds Computing Services October 1985 DISCLAIMER This report was prepared as an account of work sponsored by an agency o h ntdSae Government. Neither the United States Government nor any agency of the United States employees, makes any warranty, express or implied, or assumes ancy thereof, nor any of their bility for the accuracy, completeness, or usefulness of any informany legal liability or responsi- process disclosed, or represents that its use would nyinformation, apparatus, product, or ence enceherinherein tooay any specificcomriseii commercial rdt not infringe privately owned rights. Refer- product, process, or service by trade name, trademak manufacturer, or otherwise does not necessarily constitute or imply itsenrme, r ark, mendation, or favoring by the United States Government or any ag endorsement, recom- and opinions of authors expressed herein do not necessarily st agency thereof. The views United States Government or any agency thereof.ry to or reflect those of the DISTRIBUTION OF THIS DOCUMENT IS UNLIMITE Table of Contents List of Tables v List of Figures v Abstract 1 1. Introduction 1 2. Architectures 1 2.1 CRAY X-MP 2 2.2 Fujitsu VP-200 4 2.3 Hitachi S-810/20 6 3. Comparison of Computers 8 3.1 IBM Compatibility
    [Show full text]
  • 12 MULTICHIP MODULES (Mcms)
    12 MULTICHIP MODULES (MCMs) HISTORICAL PERSPECTIVE Virtually every large computer manufacturer, telecommunications products manufacturer, high volume consumer electronics manufacturer and aerospace products manufacturer is working on or considering designs that include multichip modules. There has been a dramatic increase in activity over the last five years, with entire conferences being dedicated to multichip modules. MCMs have gone through three phases in their growth. Phase one was the widespread use in mainframe and super computer products. Some examples of MCMs used for these high-end applications are shown in Figure 12-1. The primary driving force was performance. These systems were predominately ECL based, with relatively low inte- gration levels. The MCM implementation allowed the Òre-integrationÓ of the LSI chips into VLSI modules, while keeping the wiring delays small. Source: DEC Source: IBM Source: Motorola/Siemens Source: ICE, “Roadmaps of Packaging Technology” 22555 Figure 12-1. Early MCMs in ECL Mainframe Computers in the Mid 1980Õs INTEGRATED CIRCUIT ENGINEERING CORPORATION 12-1 Multichip Modules (MCMs) Using a conventional single chip package and circuit board interconnect strategy, the package and interconnects took up over 50% of the timing budget. Decreases in the chip delays could not have much impact on system performance without a significant decrease in the interconnect delays as well. The use of MCMs reduced the interconnect delays significantly. This is shown in Figure 12-2 com- paring the delays in the IBM 3033 with a CPU using single chip packages and four circuit boards, and the IBM 3081, the first mainframe that used the Thermal Conduction Module (TCM).
    [Show full text]
  • ID-83-11 Industrial Policy: Case Studies in the Japanese Experience
    BY THE US, GENERAL ACCOUNTING OFFICE Report To The Chairman, Joint Economic Committee, United States Congress Industrial Policy: Case Studiesjn The I Japanese Experience i’ ’ Within a larger framework of monetary and fiscal policies, Japan has adopted a number of industry-specific policies to achieve its economic goals. GAO reviewed Japan’s industrial policies during the post-war period in the computer, aircraft, robotics, textile, and shipbuilding industries. Al- though there have been basic underlying consistencies in Japanese policies, there has also been enough flexibility lo effec- tively respond to the economic changes which have occurred during the last 30 years. This report is a companion volume to “Industrial Policy: Japan’s Flexible Ap- proach” (GAO/ID-82-32). QAO/ID-83-11 ’ OCTOBER X41982 UNITEO STATES GENERAL ACC~UN-~INGOFFICE WASH1NGTON, D.C. 20548 INTRINATIONAL DlVlSION B-209015 The Honorable Henry Reuss Chairman, Joint Economic Committee Congress of the United States Dear. Mr. Chairman: This report is a companion volume to our June 23, 1982, report "Industrial Policy: Japan's Flexible Approach" (GAO/ID-82-32) and contains case studies which explain in detail the assistance provided by the Japanese Govern- ment to five key industries. As you requested, our case studies include three high technology growth industries-- computers, aircraft and robotics --and two industries faced with unfavorable world market prospects--shipbuilding and textiles. Japan in the postwar period adopted economic policies that fostered economic growth. These policies were imple- mented with a mix of macro-level monetary and fiscal policies and micro-level industrial policies. Monetary and fiscal policies promoted investment by keeping interest rates low and holding government spending to a consistent share of na- tional income.
    [Show full text]
  • Fujitsu AR'99(E)
    50p10/66p2 50p10/66p2 FUJITSU LIMITED FUJITSU LIMITED Annual Report Annual Report 1999 ©1999 6-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8211, Japan Printed in Japan Telephone: +81-3-3213-4160 BA0013-1M Facsimile: +81-3-3216-9365 This annual report is Homepage URL: http://www.fujitsu.co.jp/index-e.html printed on recycled paper. C4 C1 50p10/66p2 50p10/66p2 Shareholders’ Data 49 CONTENTS Capital: ¥261,222 million Common Stock: Authorized: 5,000,000,000 shares 1 Consolidated Financial Highlights Issued: 1,884,139,404 2 To Our Shareholders Number of Shareholders: 156,110 Percentage of Number of shares total shares 6 Special Feature—Solutions Business Principal Shareholders held (thousands) outstanding 12 State of Readiness for Year 2000 Fuji Electric Co., Ltd. 237,963 12.6% Asahi Mutual Life Insurance Company 117,172 6.2% 13 Consolidated Net Sales and Operating Income The Dai-Ichi Kangyo Bank, Limited 76,817 4.1% by Segment The Sumitomo Trust and Banking Company, Limited (Trust services) 60,851 3.2% 14 Environmental and Social Activities The Chase Manhattan Bank NA London (Standing proxy: The Fuji Bank, Ltd.) 46,437 2.5% 18 Board of Directors and Auditors The Industrial Bank of Japan, Limited 42,202 2.2% 19 Five-Year Summary The Chuo Trust and Banking Company, Limited (Trust services) 38,284 2.0% 20 Management’s Discussion and Analysis of Operations The Mitsubishi Trust and Banking Corporation (Trust services) 38,024 2.0% 24 Consolidated Balance Sheets The Asahi Bank, Ltd. 29,221 1.6% 26 Consolidated Statements of Operations The Sakura Bank, Ltd.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • UNITED STATES SECURITIES and EXCHANGE COMMISSION Washington, D.C
    Table of Contents As filed with the Securities and Exchange Commission on September 2, 2011 Registration No. 333- UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM S-1 REGISTRATION STATEMENT Under The Securities Act of 1933 Guidewire Software, Inc. (Exact name of Registrant as specified in its charter) Delaware 7372 36-4468504 (State or other jurisdiction of (Primary Standard Industrial (I.R.S. Employer incorporation or organization) Classification Code Number) Identification Number) 2211 Bridgepointe Parkway San Mateo, CA 94404 Tel: (650) 357-9100 (Address, including zip code, and telephone number, including area code, of Registrant’s principal executive offices) Marcus S. Ryu President and Chief Executive Officer 2211 Bridgepointe Parkway San Mateo, CA 94404 Tel: (650) 357-9100 (Name, address, including zip code, and telephone number, including area code, of agent for service) Copies to: Craig M. Schmitz Robert F. Donohue Jeffrey D. Saper Richard A. Kline Vice President and General Counsel Robert G. Day Goodwin Procter LLP Guidewire Software, Inc. Wilson Sonsini Goodrich & Rosati, P.C. 135 Commonwealth Drive 2211 Bridgepointe Parkway 650 Page Mill Road Menlo Park, CA 94025 San Mateo, CA 94404 Palo Alto, CA 94304 Approximate date of commencement of proposed sale to the public: As soon as practicable after this registration statement becomes effective. If any of the securities being registered on this Form are to be offered on a delayed or continuous basis pursuant to Rule 415 under the Securities Act of 1933 check the following box: ☐ If this Form is filed to register additional securities for an offering pursuant to Rule 462(b) under the Securities Act, please check the following box and list the Securities Act registration statement number of the earlier effective registration statement for the same offering.
    [Show full text]
  • FUJITSU LIMITED Annual Report 2003 Consolidated Financial Highlights 1
    FUJITSU LIMITED Annual Report 2003 FUJITSU LIMITED Annual Report 2003 Consolidated Financial Highlights 1 To Our Shareholders 2 At a Glance 8 Customer Solution Profiles 10 Software and Services 14 Platforms 16 Electronic Devices 18 Research & Development 19 Environmental Activities / Community Support 20 Management 22 Five-Year Summary 24 Management's Discussion and Analysis of Operations 25 Consolidated Balance Sheets 30 Consolidated Statements of Operations 32 Consolidated Statements of Shareholders' Equity 33 Consolidated Statements of Cash Flows 34 Notes to Consolidated Financial Statements 35 Independent Auditors' Report 52 Principal Subsidiaries and Affiliates 53 Cautionary Statement This annual report may contain forward-looking statements that are based on management's current views and assumptions and involve known and unknown risks and uncertainties that could cause actual results, performance or events to differ materially from those expressed or implied in such statements. Words such as "anticipates," "believes," "expects," "estimates," "intends," "plans," "projects," and similar expressions which indicate future events and trends identify forward-looking statements. Actual results may differ materially from those projected or implied in the forward-looking statements due to, without limitation, the following factors: general economic and market conditions in the major geographic markets for Fujitsu's services and products, which are the United States, EU, Japan and elsewhere in Asia, particularly as such conditions may effect
    [Show full text]
  • Lecture 6. the Birth of the Computer Industry
    Lecture 6. The Birth of the Computer Industry Informal and unedited notes, not for distribution. (c) Z. Stachniak, 2011. Note: in the case when I was unable to find the primary source of an image or determine whether or not an image is copyrighted, I have specified the source as ”unknown”. I will provide full information about images and/or obtain reproduc- tion rights when such information is available to me. How many computers are needed: four, five, six? The work on world’s first computers in the late 1940s created the first gen- eration of computer experts: hardware designers, programmers, analysts. They continued to work on computers and to disseminate computer knowl- edge that they acquired opening up computing to new organizations and new applications. Some decided to try their luck with their own computer com- panies that were to build not a single computer for some dedicated scientific or military purpose but a series of hardware for general commercial use. • In 1949, Konrad Zuse (the creator of the Z1, Z3, and Z4) founded Zuse KG (quite successful); • in 1946, J. Presper Eckert and John Mauchly (the designers of ENIAC) founded Eckert-Mauchly Computer Corporation (later acquired by Rem- ington Rand) and designed the UNIVAC I (UNIVersal Automatic Com- puter I) – the first American volume-manufactured computer; • Howard Aiken (the creator of the Mark 1 programmable calculator) continued his designs of programmable calculators and computers com- ing up with: Mark 2, 3, and 4; • the work initiated by Williams and Kilburn at the University of Manch- ester (The Baby) attracted Ferranti (UK) to computer making and that would be one of the main business lines of the company until its closure in 1993; • the work on von Neumman’s IAS computer attracted the attention of many institutions around the world to computing and seeded their computer industries.
    [Show full text]
  • Company Backgrounder R
    Company Backgrounder R The SPARCTM Solutions Company ROSS Technology, Inc., in its commitment to provide leading-edge SPARCTM solu- tions, offers a full range of hardware products that provide the performance, soft- ware compatibility, and upgradeability demanded by our worldwide market. Our design expertise ranges from SPARC microprocessors and motherboards to com- plete workstations and servers. Founded in 1988, ROSS has supplied high-performance microprocessors to SPARC systems OEMs such as Sun Microsystems, Fujitsu, Tatung, Axil, and ICL, to name a few. To increase our marketshare, ROSS established a program to provide hyperSPARCTM multiprocessing CPU upgrades to end users of Sun SPARCstationTM 10, 20 and SPARCserverTM 600MP systems. Our success in this new market led to the development of motherboard upgrade kits for SPARCstation 5 systems that enable full multiprocessing performance (up to four CPUs) at a cost far below that of a comparable new system. The commitment, experience and design exper- tise developed in the areas of multiprocessing, upgradeability and the SPARC architecture have established ROSS as a leader in the SPARC community and have contributed to the outstanding overall success of SPARC systems in the worksta- tion market today. In keeping with our commitment to provide solutions to the increasing demands of our customers, ROSS recently introduced SPARCplugTM and hyperSTATIONTM workstations. Available in several configurations ranging from a plug-in worksta- tion module for a tower PC to full servers, SPARCplug workstations provide SPARCstationTM 20-level performance in a reduced form factor and at a lower cost. For customers with even greater performance needs, ROSS hyperSTATION work- stations and hyperSERVERTM systems extend the state-of-the-art of 32-bit multipro- cessing to new levels and offer an extensive upgrade path to satisfy future require- ments.
    [Show full text]
  • Patents Office Journal
    PATENTS OFFICE JOURNAL IRISLEABHAR OIFIG NA bPAITINNÍ Iml. 85 Cill Chainnigh 06 January 2010 Uimh. 2141 CLÁR INNSTE Cuid I Cuid II Paitinní Trádmharcanna Leath Leath Applications for Patents 6616 Applications for Trade Marks 5348 Applications Published 6619 Oppositions under Section 43 5357 Patents Granted 6619 Application(s) Amended 5357 European Patents Granted 6621 Trade Marks Registered 5358 Applications Withdrawn, Deemed Withdrawn or Trade Marks Renewed 5359 Refused 6680 Unpaid Renewal Fees 5360 Applications Lapsed 6681 Trade Marks Removed 5383 Patents Lapsed 6681 Merger of Separate Trade Mark Registrations 5390 Application for Restoration of Lapsed Patents 6836 Application(s) Reinstated 5390 Proceedings under Section 37 6836 International Registrations under the Madrid Protocol 5391 Cancellations effected under the Madrid Protocol 5417 Changes/Corrections in the International Register 5427 Errata 5427 Dearachtaí Designs Information under the 1927 Act Designs Expired 6837 Designs Information under the 2001 Act Designs Registered 6840 Design Rights Expired 6840 The Patents Office Journal is published fortnightly by the Irish Patents Office. Each issue is freely available to view or download from our website at www.patentsoffice.ie © Government of Ireland, 2010 © Rialtas na hÉireann, 2010 (06/01/2010) Patents Office Journal (No. 2141) 6615 Patents Office Journal Irisleabhar Oifig Na bPaitinní Cuid I Paitinní agus Dearachtaí No. 2141 Wednesday, 6 January, 2010 NOTE: The office does not guarantee the accuracy of its publications nor undertake any responsibility for errors or omissions or their consequences. In this Part of the Journal, a reference to a section is to a section of the Patents Act, 1992 unless otherwise stated.
    [Show full text]