DOCSLIB.ORG

Architektura Procesorů Ultrasparc

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Architektura Procesorů Ultrasparc Architektura procesorů UltraSPARC Pokročilé architektury počítačů Prosinec 2009 Pavel Juška, jus011 OBSAH 1. Architektura procesorů SPARC........................................................................................................3 1.1 Charakteristika...........................................................................................................................4 1.2 Historie.......................................................................................................................................4 1.3 Specifikace.................................................................................................................................6 1.4 Operační systémy.......................................................................................................................7 1.5 Superpočítače.............................................................................................................................7 2. Zdroje...............................................................................................................................................8 1. ARCHITEKTURA PROCESORŮ SPARC SPARC (Scalable Processor Architecture) je architektura procesorů založená na RISC instrukční sadě, kterou vyvinula firma Sun Microsystems a byla představena v roce 1986. SPARC je registrovaná ochranná známka společnosti SPARC International, Inc, což je organizace založená v roce 1989 na podporu architektury SPARC, která zároveň provádí testování v rámci dodržování standardů. Implementace původní 32-bitové SPARC architektury byla původně navržena a použita pro sunovské Sun-4, pracovní stanice a servery, které měly nahradit jejich dřívější Sun-3 systémy založené na rodině procesorů Motorola 68000. Později byly procesory SPARC použity v symmetric multiprocessing serverech produkovaných firmami Sun Microsystems, Solbourne a Fujitsu, mimo jiné určené pro 64-bitové operace. Obrázek 1: SPARC Obrázek 2: UltraSPARC SPARC International se rozhodl otevřít architekturu SPARC, aby se mohl zvětšit vliv této platformy a vzrůstal tak její vývoj, pro nějž získalo oprávnění několika výrobců včetně Texas Instruments, Atmel, Cypress Semiconductor a Fujitsu. V důsledku tohoto kroku SPARC International je architektura SPARC plně otevřená a neproprietární. V březnu 2006 byl kompletní návrh společnosti Sun Microsystems k mikroprocesoru UltraSPARC T1 uvolněn v open source formě na OpenSPARC.net, a byl pojmenován jako OpenSPARC T1. V červnu 2009 byl v Fujitsu Laboratories Ltd vytvořen procesor SPARC architektury s názvem Venus SPARC64 VIIIfx, který je schopen 128 miliard operací s plovoucí desetinnou čárkou za sekundu (128 GFLOPS). Obrázek 3: UltraSPARC II Obrázek 4: UltraSPARC III 1.1 Charakteristika SPARC byl silně ovlivněn dřívější konstrukcí RISC procesorů včetně RISC I a II z University of California, Berkeley a IBM 801. To byly původně RISC architektury, navrženy jako minimalistické s cílem provádět instrukce v poměru téměř jedna instrukce ku jednomu hodinovému cyklu. Dalším rysem SPARC architektury, který je ovlivněn v této rané době RISC je delay slot. Procesory SPARC obvykle obsahují 128 registrů pro všeobecné použití. Pouze 32 z nich jsou viditelné pro software, 8 jsou globální registry a ostatních 24 jsou registry zásobníku. Sdílené registry se používají pro předávání parametrů funkcí a návratu hodnot. Lokální registry se používají pro zachování místních hodnot při volání funkcí. Škálovatelnost SPARC architektury vychází z faktu, že specifikace SPARC umožňuje implementaci od embedded procesorů až po velké serverové procesory, kde všichni sdílejí stejnou instrukční sadu jádra. Mezi ostatní architektury, které mají podobné možnosti patří Intel i960, IA- 64, a AMD 29000. Architektura prošla několika revizemi. Ve verzi 8 došlo k implementaci funkcí hardwarového násobení a dělení. Nejpodstatnější upgrade vyústil ve verzi 9, což je 64-bitová (adresování a data) SPARC specifikace zveřejněná v roce 1994. 32-bitová SPARC V8 architektura je čistě big-endian. 64-bitová architektura SPARC V9 používá big-endian instrukce, ale může přistupovat k datům v obou variantách big-endian i little- endian. 1.2 Historie Byly tři hlavní revize architektury. První zveřejněná revize byla 32-bitová SPARC verze 7 (V7) v roce 1986. SPARC verze 8 (V8), rozšířená SPARC architektura, byla vydána v roce 1990 SPARC Architecture výborem složeným z Amdahl Corporation, Fujitsu, ICL, LSI Logic, Matsushita, Phillips, Ross Technology, Sun a Texas Instruments. SPARC V8 byl standardizován jako IEEE 1754-1994, IEEE standard pro 32-bitový mikroprocesor. SPARC verze 9, 64-bitová SPARC architektura byla vydána SPARC International v roce 1993. Na začátku roku 2006 vydal Sun specifikaci UltraSPARC Architecture 2005, jež obsahuje nejen neprivilegované, ale většinu z privilegované části SPARC V9, a také i všechny architektonické rozšíření (např. CMT hyperprivileged, VIS 1, a VIS 2). UltraSPARC Architecture 2005 obsahuje Sun standardní rozšíření a zůstává v souladu s plnou SPARC V9 Level 1 specifikací. Architektura poskytuje binární kompatibilitu od prvního provedení SPARC V7 v roce 1987 do implementace Sun UltraSPARC Architecture. Obrázek 5: Historie SPARC Sun SuperSPARC a UltraSPARC-I byly velmi populární a byly používány jako referenční systémy pro SPEC CPU95 a CPU2000 benchmarky. 296 MHz UltraSPARC-II je zase referenční systém pro SPEC CPU2006 benchmark. Oprávnění pro vývoj SPARC architektury získalo mnoho společností jako např. Afara Websystems, Bipolar Integrated Technology (BIT), C-Cube, Cypress Semiconductor, Elbrus, Fujitsu a Fujitsu Mikroelektronika, HAL Computer Systems, Hyundai, LSI Logic, Magnum Semiconductor, Metaflow Technologies, Prisma, Ross Technology, Scientific Atlanta, Solbourne Computer, Weitek a další. Obrázek 6: Historie SPARC 1.3 Specifikace Frekvence Verze Technologie Počet tranzistorů Název (kódové jméno) Rok (MHz) architektury (µm) (miliony) SPARC 14.28–40 V7 1987-1992 0.8–1.3 ~0.1–1.8 microSPARC I (Tsunami) 40–50 V8 1992 0.8 0.8 SuperSPARC I (Viking) 33–60 V8 1992 0.8 3.1 SPARClite 66–108 V8E 1992 -- -- hyperSPARC (Colorado 1) 40–90 V8 1993 0.5 1.5 microSPARC II (Swift) 60–125 V8 1994 0.5 2.3 hyperSPARC (Colorado 2) 90–125 V8 1994 0.4 1.5 SuperSPARC II (Voyager) 75–90 V8 1994 0.8 3.1 hyperSPARC (Colorado 3) 125–166 V8 1995 0.35 1.5 TurboSPARC 160–180 V8 1996 0.35 3.0 UltraSPARC (Spitfire) 143–167 V9 1995 0.47 5.2 UltraSPARC (Hornet) 200 V9 1998 0.42 5.2 hyperSPARC (Colorado 4) 180–200 V8 1996 0.35 1.7 SPARC64 101–118 V9 1995 0.4 -- SPARC64 II 141–161 V9 1996 0.35 -- SPARC64 III 250–330 V9 1998 0.24 17.6 UltraSPARC IIs (Blackbird) 250–400 V9 1997 0.35 5.4 UltraSPARC IIs (Sapphire- 360–480 V9 1999 0.25 5.4 Black) UltraSPARC IIi (Sabre) 270–360 V9 1997 0.35 5.4 UltraSPARC IIi (Sapphire-Red) 333–480 V9 1998 0.25 5.4 UltraSPARC IIe (Hummingbird) 400–500 V9 2000 0.18 Al -- UltraSPARC IIi (IIe+) 550–650 V9 2002 0.18 Cu -- (Phantom) SPARC64 GP 400–563 V9 2000 0.18 30.2 SPARC64 GP 600–810 V9 -- 0.15 30.2 SPARC64 IV 450–810 V9 2000 0.13 -- UltraSPARC III (Cheetah) 600 V9 2001 0.18 Al 29 UltraSPARC III (Cheetah) 750–900 V9 2001 0.13 Al 29 UltraSPARC III Cu (Cheetah+) 1002–1200 V9 2001 0.13 Cu 29 UltraSPARC IIIi (Jalapeño) 1064–1593 V9 2003 0.13 87.5 SPARC64 V (Zeus) 1100–1350 V9/JPS1 2003 0.13 190 SPARC64 V+ (Olympus-B) 1650–2160 V9/JPS1 2004 0.09 400 UltraSPARC IV (Jaguar) 1050–1350 V9 2004 0.13 66 UltraSPARC IV+ (Panther) 1500–2100 V9 2005 0.09 295 UltraSPARC T1 (Niagara) 1000–1400 V9 / UA 2005 2005 0.09 300 SPARC64 VI (Olympus-C) 2150–2400 V9/JPS2 2007 0.09 540 UltraSPARC T2 (Niagara 2) 1000–1600 V9 / UA 2007 2007 0.065 503 UltraSPARC T2 Plus (Victoria 1200–1600 V9 / UA 2007 2008 0.065 503 Falls) SPARC64 VII (Jupiter) [10] 2400–2520 V9/JPS2(?) 2008 0.065 600 UltraSPARC RK (Rock)[11] 2300 V9 / UA(?) ? 0.065 ? SPARC64 VIIIfx (Venus)[13][14] ? V9 TBA 0.045 ? 1.4 Operační systémy SPARC stroje jsou obvykle používány se Sun SunOS nebo Solaris operačními systémy, ale i dalšími operačními systémy jako NeXTSTEP, RTEMS, FreeBSD, OpenBSD, NetBSD a Linux. V roce 1993 oznámil Intergraph port Windows NT na architekturu SPARC, ale to bylo později zrušeno. 1.5 Superpočítače Od června 2009 je pouze jeden superpočítač používající mikroprocesory SPARC zařazen do světové špičky 500 nejrychlejších superpočítačů dle seznamu TOP500. Je na 28 místě s 121282 GFLOPS. Systém je Fujitsu FX1 s 2,52 GHz Quad-Core SPARC64 VII mikroprocesory sdružený s DDR Infiniband. Je nainstalován na zařízení JAXA v Japonsku. Mikroprocesory SPARC měly v červnu 2002 88 pozic v TOP500, ale od té doby ztratily popularitu na úkor dalších čipů od společností IBM, Intel a AMD. 2. ZDROJE • http://cs.wikipedia.org/wiki/SPARC • http://en.wikipedia.org/wiki/SPARC • http://www.wangchao.net.cn • http://www.sun.com • http://regmedia.co.uk • http://www.64bit.cz • http://connect.zive.cz/niagara2 .
Load more

Recommended publications
  • Sun Fire E2900 Server
    Sun FireTM E2900 Server Just the Facts February 2005 SunWin token 401325 Sun Confidential – Internal Use Only Just The Facts Sun Fire E2900 Server Copyrights ©2005 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun logo, Sun Fire, Netra, Ultra, UltraComputing, Sun Enterprise, Sun Enterprise Ultra, Starfire, Solaris, Sun WebServer, OpenBoot, Solaris Web Start Wizards, Solstice, Solstice AdminSuite, Solaris Management Console, SEAM, SunScreen, Solstice DiskSuite, Solstice Backup, Sun StorEdge, Sun StorEdge LibMON, Solstice Site Manager, Solstice Domain Manager, Solaris Resource Manager, ShowMe, ShowMe How, SunVTS, Solstice Enterprise Agents, Solstice Enterprise Manager, Java, ShowMe TV, Solstice TMNscript, SunLink, Solstice SunNet Manager, Solstice Cooperative Consoles, Solstice TMNscript Toolkit, Solstice TMNscript Runtime, SunScreen EFS, PGX, PGX32, SunSpectrum, SunSpectrum Platinum, SunSpectrum Gold, SunSpectrum Silver, SunSpectrum Bronze, SunStart, SunVIP, SunSolve, and SunSolve EarlyNotifier are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. All other product or service names mentioned
    [Show full text]
  • Datasheet Fujitsu Sparc Enterprise T5440 Server
    DATASHEET FUJITSU SPARC ENTERPRISE T5440 SERVER DATASHEET FUJITSU SPARC ENTERPRISE T5440 SERVER THE SYSTEM THAT MOVES WEB APPLICATION CONSOLIDATION INTO MID-RANGE COMPUTING. UP TO 4 HIGH PERFORMANCE PROCESSORS, HIGH MEMORY AND EXTENSIVE CONNECTIVITY PROVIDE THE INFRASTRUCTURE FOR BACK OFFICE AND DATA CENTER CONSOLIDATION TASKS. FUJITSU SPARC ENTERPRISE FOR WEB SECURITY, SPARC ENVIRONMENTS MEAN MANAGEABILITY AND EFFICIENCY AND PERFORMANCE RELIABILITY Fujitsu SPARC Enterprise throughput computing Based on a four socket design, Fujitsu SPARC servers are the ultimate in Web and front-end Enterprise T5440 provides up to 256 threads and business processes. Designed for space efficiency, 512GB of memory for outstanding workload low power consumption, and maximum compute consolidation. These servers can deliver outstanding performance they provide high throughput, data throughput performance in web and network energy-saving, and space-saving solutions, in Web environments while also delivering excellent server server deployment. Built on UltraSPARC T2 or consolidation capability for back office and UltraSPARC T2 Plus processors, everything is departmental database solutions. Fully supported by integrated together on each processor chip to reduce solid management and the top scalability and the overall component count. This speeds openness of the Solaris Operating system, you have performance lowers power use and reduces the ability to maximise thread utilization, deliver component failure. Add in the no-cost virtualization application capability, and scale as large as you technology from Logical Domains and Solaris need. Containers and you have a fully scalable environment for server consolidation. Finish it off with on-chip The intrinsic service management in Fujitsu SPARC encryption and 10 Giga-bit Ethernet freeways and Enterprise T5440 combined with the SPARC they provide the compete environment for secure hardware architecture and Solaris operating system data processing and lightening fast throughput.
    [Show full text]
  • Microsparc-II-Usersm
    Products Rights Notice: Copyright © 1991-2008 Sun Microsystems, Inc. 4150 Network Circle, Santa Clara, California 95054, U.S.A. All Rights Reserved You understand that these materials were not prepared for public release and you assume all risks in using these materials. These risks include, but are not limited to errors, inaccuracies, incompleteness and the possibility that these materials infringe or misappropriate the intellectual property right of others. You agree to assume all such risks. THESE MATERIALS ARE PROVIDED BY THE COPYRIGHT HOLDERS AND OTHER CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS (INCLUDING ANY OF OWNER'S PARTNERS, VENDORS AND LICENSORS) BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THESE MATERIALS, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. Sun, Sun Microsystems, the Sun logo, Solaris, OpenSPARC T1, OpenSPARC T2 and UltraSPARC are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon architecture developed by Sun Microsystems, Inc.
    [Show full text]
  • Oracle® Developer Studio 12.6
    ® Oracle Developer Studio 12.6: C++ User's Guide Part No: E77789 July 2017 Oracle Developer Studio 12.6: C++ User's Guide Part No: E77789 Copyright © 2017, Oracle and/or its affiliates. All rights reserved. This software and related documentation are provided under a license agreement containing restrictions on use and disclosure and are protected by intellectual property laws. Except as expressly permitted in your license agreement or allowed by law, you may not use, copy, reproduce, translate, broadcast, modify, license, transmit, distribute, exhibit, perform, publish, or display any part, in any form, or by any means. Reverse engineering, disassembly, or decompilation of this software, unless required by law for interoperability, is prohibited. The information contained herein is subject to change without notice and is not warranted to be error-free. If you find any errors, please report them to us in writing. If this is software or related documentation that is delivered to the U.S. Government or anyone licensing it on behalf of the U.S. Government, then the following notice is applicable: U.S. GOVERNMENT END USERS: Oracle programs, including any operating system, integrated software, any programs installed on the hardware, and/or documentation, delivered to U.S. Government end users are "commercial computer software" pursuant to the applicable Federal Acquisition Regulation and agency-specific supplemental regulations. As such, use, duplication, disclosure, modification, and adaptation of the programs, including any operating system, integrated software, any programs installed on the hardware, and/or documentation, shall be subject to license terms and license restrictions applicable to the programs.
    [Show full text]
  • SPARC64-III User's Guide
    SPARC64-III User’s Guide HAL Computer Systems, Inc. Campbell, California May 1998 Copyright © 1998 HAL Computer Systems, Inc. All rights reserved. This product and related documentation are protected by copyright and distributed under licenses restricting their use, copying, distribution, and decompilation. No part of this product or related documentation may be reproduced in any form by any means without prior written authorization of HAL Computer Systems, Inc., and its licensors, if any. Portions of this product may be derived from the UNIX and Berkeley 4.3 BSD Systems, licensed from UNIX System Laboratories, Inc., a wholly owned subsidiary of Novell, Inc., and the University of California, respectively. RESTRICTED RIGHTS LEGEND: Use, duplication, or disclosure by the United States Government is subject to the restrictions set forth in DFARS 252.227-7013 (c)(1)(ii), FAR 52.227-19, and NASA FAR Supplement. The product described in this book may be protected by one or more U.S. patents, foreign patents, or pending applications. TRADEMARKS HAL, the HAL logo, HyperScalar, and OLIAS are registered trademarks and HAL Computer Systems, Inc. HALstation 300, and Ishmail are trademarks of HAL Computer Systems, Inc. SPARC64 and SPARC64/OS are trademarks of SPARC International, Inc., licensed by SPARC International, Inc., to HAL Computer Systems, Inc. Fujitsu and the Fujitsu logo are trademarks of Fujitsu Limited. All SPARC trademarks, including the SCD Compliant Logo, are trademarks or registered trademarks of SPARC International, Inc. SPARCstation, SPARCserver, SPARCengine, SPARCstorage, SPARCware, SPARCcenter, SPARCclassic, SPARCcluster, SPARCdesign, SPARC811 SPARCprinter, UltraSPARC, microSPARC, SPARCworks, and SPARCompiler are licensed exclusively to Sun Microsystems, Inc.
    [Show full text]
  • Microsparc™-Iiep
    Preliminary STP1100BGA December 1997 microSPARC™-IIep DATA SHEET SPARC v8 32-Bit Microprocessor With PCI/DRAM Interfaces DESCRIPTION The microSPARC-IIep 32-bit microprocessor is a highly integrated, high-performance microprocessor. Imple- menting the SPARC Architecture version 8 specification, it is ideally suited for low-cost uniprocessor embedded applications. It is built with leading edge CMOS technology, with the core operating at a low voltage of 3.3V for optimized power consumption. The microSPARC-IIep includes on chip: integer unit (IU), floating-point unit (FPU), large separate instruction and data caches, a 32-entry version 8 reference MMU, programmable DRAM controller, PCI controller, PCI bus interface, a 16-entry IOMMU, flash memory interface support, interrupt controller, 2 timers, internal and boundary scan through JTAG interface, power management and clock generation capabilities. The operating frequencies are 100 MHz. Features Benefits • Integrated 32-bit, 33 MHz PCI expansion bus controller • Connection to industry-standard expansion bus • Integrated 256 MByte DRAM controller • High-bandwidth memory controller to reduce latency • Built-in 16 MByte flash memory controller • Flash memory interface runs real-time operating systems that loads and runs code out of ROM • SPARC high-performance RISC architecture • Compatible with over 10,000 applications and existing development tools • Support for little and big endian byte ordering • Handles with ease PCI devices designed for DOS machines, along with UNIX® applications • 8-window,
    [Show full text]
  • Dynamic Helper Threaded Prefetching on the Sun Ultrasparc® CMP Processor
    Dynamic Helper Threaded Prefetching on the Sun UltraSPARC® CMP Processor Jiwei Lu, Abhinav Das, Wei-Chung Hsu Khoa Nguyen, Santosh G. Abraham Department of Computer Science and Engineering Scalable Systems Group University of Minnesota, Twin Cities Sun Microsystems Inc. {jiwei,adas,hsu}@cs.umn.edu {khoa.nguyen,santosh.abraham}@sun.com Abstract [26], [28], the processor checkpoints the architectural state and continues speculative execution that Data prefetching via helper threading has been prefetches subsequent misses in the shadow of the extensively investigated on Simultaneous Multi- initial triggering missing load. When the initial load Threading (SMT) or Virtual Multi-Threading (VMT) arrives, the processor resumes execution from the architectures. Although reportedly large cache checkpointed state. In software pre-execution (also latency can be hidden by helper threads at runtime, referred to as helper threads or software scouting) [2], most techniques rely on hardware support to reduce [4], [7], [10], [14], [24], [29], [35], a distilled version context switch overhead between the main thread and of the forward slice starting from the missing load is helper thread as well as rely on static profile feedback executed, minimizing the utilization of execution to construct the help thread code. This paper develops resources. Helper threads utilizing run-time a new solution by exploiting helper threaded pre- compilation techniques may also be effectively fetching through dynamic optimization on the latest deployed on processors that do not have the necessary UltraSPARC Chip-Multiprocessing (CMP) processor. hardware support for hardware scouting (such as Our experiments show that by utilizing the otherwise checkpointing and resuming regular execution). idle processor core, a single user-level helper thread Initial research on software helper threads is sufficient to improve the runtime performance of the developed the underlying run-time compiler main thread without triggering multiple thread slices.
    [Show full text]
  • SPARC Assembly Language Reference Manual
    SPARC Assembly Language Reference Manual 2550 Garcia Avenue Mountain View, CA 94043 U.S.A. A Sun Microsystems, Inc. Business 1995 Sun Microsystems, Inc. 2550 Garcia Avenue, Mountain View, California 94043-1100 U.S.A. All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Portions of this product may be derived from the UNIX® system, licensed from UNIX Systems Laboratories, Inc., a wholly owned subsidiary of Novell, Inc., and from the Berkeley 4.3 BSD system, licensed from the University of California. Third-party software, including font technology in this product, is protected by copyright and licensed from Sun’s Suppliers. RESTRICTED RIGHTS LEGEND: Use, duplication, or disclosure by the government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 and FAR 52.227-19. The product described in this manual may be protected by one or more U.S. patents, foreign patents, or pending applications. TRADEMARKS Sun, Sun Microsystems, the Sun logo, SunSoft, the SunSoft logo, Solaris, SunOS, OpenWindows, DeskSet, ONC, ONC+, and NFS are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. OPEN LOOK is a registered trademark of Novell, Inc.
    [Show full text]
  • Arm Arhitektura Napreduje – No Postoje Izazovi
    ARM ARHITEKTURA NAPREDUJE – NO POSTOJE IZAZOVI SAŽETAK Procesori ARM ISA arhitekture ne koriste se više "samo" za mobitele i tablete, nego i za serverska računala (pa i superračunala), te laptop / desktop računala. I Apple je kod Macintosh računala prešao sa Intel arhitekture na ARM arhitekturu. Veliki izazov kod tog prelaska bio je - kako omogućiti da se programski kod pisan za Intelovu ISA arhitekturu, izvršava na procesoru M1 koji ima ARM arhitekturu. Općenito, želja je da se programi pisani za jednu ISA arhitekturu mogu sa što manje napora izvršavati na računalima koja imaju drugačiju ISA arhitekturu. Problem je u tome što različite ISA arhitekture mogu imati dosta različite memorijske modele. ABSTRACT ARM ISA processors are no longer used "only" for mobile phones and tablets, but also for server computers (even supercomputers) and laptops / desktops. Apple has also switched from Intel to ARM on Macintosh computers. The big challenge in that transition was - how to enable program code written for Intel's ISA architecture to run on an M1 processor that has an ARM architecture. In general, the desire is that programs written for one ISA architecture can be executed with as little effort as possible on computers that have a different ISA architecture. The problem is that different ISA architectures can have quite different memory models. 1. UVOD Procesori ARM ISA arhitekture ne koriste se više "samo" za mobitele i tablete, nego i za serverska računala (pa i superračunala), te laptop/desktop računala. Koriste se i u industriji, u proizvodnim procesima, a i kao ugradbeni čipovi u ostale proizvode, npr. za ugradnju u IOT uređaje i u vozila (posebno autonomna vozila).
    [Show full text]
  • Debugging Multicore & Shared- Memory Embedded Systems
    Debugging Multicore & Shared- Memory Embedded Systems Classes 249 & 269 2007 edition Jakob Engblom, PhD Virtutech [email protected] 1 Scope & Context of This Talk z Multiprocessor revolution z Programming multicore z (In)determinism z Error sources z Debugging techniques 2 Scope and Context of This Talk z Some material specific to shared-memory symmetric multiprocessors and multicore designs – There are lots of problems particular to this z But most concepts are general to almost any parallel application – The problem is really with parallelism and concurrency rather than a particular design choice 3 Introduction & Background Multiprocessing: what, why, and when? 4 The Multicore Revolution is Here! z The imminent event of parallel computers with many processors taking over from single processors has been declared before... z This time it is for real. Why? z More instruction-level parallelism hard to find – Very complex designs needed for small gain – Thread-level parallelism appears live and well z Clock frequency scaling is slowing drastically – Too much power and heat when pushing envelope z Cannot communicate across chip fast enough – Better to design small local units with short paths z Effective use of billions of transistors – Easier to reuse a basic unit many times z Potential for very easy scaling – Just keep adding processors/cores for higher (peak) performance 5 Parallel Processing z John Hennessy, interviewed in the ACM Queue sees the following eras of computer architecture evolution: 1. Initial efforts and early designs. 1940. ENIAC, Zuse, Manchester, etc. 2. Instruction-Set Architecture. Mid-1960s. Starting with the IBM System/360 with multiple machines with the same compatible instruction set 3.
    [Show full text]
  • Sun SPARC Enterprise T5440 Servers
    Sun SPARC Enterprise® T5440 Server Just the Facts SunWIN token 526118 December 16, 2009 Version 2.3 Distribution restricted to Sun Internal and Authorized Partners Only. Not for distribution otherwise, in whole or in part T5440 Server Just the Facts Dec. 16, 2009 Sun Internal and Authorized Partner Use Only Page 1 of 133 Copyrights ©2008, 2009 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun logo, Sun Fire, Sun SPARC Enterprise, Solaris, Java, J2EE, Sun Java, SunSpectrum, iForce, VIS, SunVTS, Sun N1, CoolThreads, Sun StorEdge, Sun Enterprise, Netra, SunSpectrum Platinum, SunSpectrum Gold, SunSpectrum Silver, and SunSpectrum Bronze are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. T5440 Server Just the Facts Dec. 16, 2009 Sun Internal and Authorized Partner Use Only Page 2 of 133 Revision History Version Date Comments 1.0 Oct. 13, 2008 - Initial version 1.1 Oct. 16, 2008 - Enhanced I/O Expansion Module section - Notes on release tabs of XSR-1242/XSR-1242E rack - Updated IBM 560 and HP DL580 G5 competitive information - Updates to external storage products 1.2 Nov. 18, 2008 - Number
    [Show full text]
  • Installation and Upgrade General Checklist Report
    VeritasTM Services and Operations Readiness Tools Installation and Upgrade Checklist Report for InfoScale Storage 7.3.1, Solaris 11, SPARC Index Back to top Important Notes Components for InfoScale System requirements Product features Product documentation Patches for InfoScale Storage and Platform Platform configuration Host bus adapter (HBA) parameters and switch parameters Operations Manager Array Support Libraries (ASLs) Additional tasks to consider Important Notes Back to top Note: You have not selected the latest product version. Consider installing or upgrading to the latest version; otherwise, you may encounter issues that have already been fixed. To run a new report for the latest product version, select it from the Veritas product drop-down list. Array Support Libraries (ASLs) When installing Veritas products, please be aware that ASLs updates are not included in the patches update bundle. Please go to the Array Support Libraries (ASLs) to get the latest updates for your disk arrays. Components for InfoScale Back to top The InfoScale product you selected contains the following component(s). Dynamic Multi-Pathing Storage Foundation Storage Foundation Cluster File System Get more introduction of Veritas InfoScale. System requirements Back to top Required CPU number and memory: Required number of CPUs Required memory SF or SFHA N/A 2GB SFCFS or SFCFSHA 2 2GB 1 of 11 VeritasTM Services and Operations Readiness Tools Required disk space: Partitions Minimum space required Maximum space required Recommended space /opt 99 MB 1051 MB 134 MB /root 1 MB 30 MB 1 MB /usr 3 MB 237 MB 3 MB /var 1 MB 1 MB 1 MB Supported architectures: SPARC M5 series [1] SPARC M6 series [1] SPARC M7 series [1][2] SPARC S7 series [1] SPARC T3 series [1] SPARC T4 series [1] SPARC T5 series [1] SPARC T7 series [1][2] SPARC T8 series [1][2] SPARC64 X+ series [1] SPARC64 XII series [1] SPARC64-V series SPARC64-VI series SPARC64-VII/VII+ series SPARC64-X series [1] UltraSPARC II series UltraSPARC III series UltraSPARC IV series UltraSPARC T1 series [1] UltraSPARC T2/T2+ series [1] 1.
    [Show full text]